skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:055468/0023   Pages: 6
Recorded: 03/02/2021
Attorney Dkt #:VARIOUS
Conveyance: MERGER AND CHANGE OF NAME (SEE DOCUMENT FOR DETAILS).
Total properties: 48
1
Patent #:
Issue Dt:
12/04/2001
Application #:
09619985
Filing Dt:
07/20/2000
Title:
Test pattern compression for an integrated circuit test environment
2
Patent #:
Issue Dt:
04/29/2003
Application #:
09619988
Filing Dt:
07/20/2000
Title:
METHOD AND APPARATUS FOR SELECTIVELY COMPACTING TEST RESPONSES
3
Patent #:
Issue Dt:
02/17/2009
Application #:
09620021
Filing Dt:
07/20/2000
Title:
CONTINUOUS APPLICATION AND DECOMPRESSION OF TEST PATTERNS TO A CIRCUIT-UNDER-TEST
4
Patent #:
Issue Dt:
03/05/2002
Application #:
09620023
Filing Dt:
07/20/2000
Title:
Method for synthesizing linear finite state machines
5
Patent #:
Issue Dt:
03/29/2005
Application #:
09713662
Filing Dt:
11/15/2000
Title:
PHASE SHIFTER WITH REDUCED LINEAR DEPENDENCY
6
Patent #:
Issue Dt:
01/27/2004
Application #:
09713664
Filing Dt:
11/15/2000
Title:
DECOMPRESSOR/PRPG FOR APPLYING PSEUDO-RANDOM AND DETERMINISTIC TEST PATTERNS
7
Patent #:
Issue Dt:
12/30/2003
Application #:
09737620
Filing Dt:
12/14/2000
Title:
METHOD FOR PROVIDING USER DEFINABLE ALGORITHMS IN MEMORY BIST
8
Patent #:
Issue Dt:
04/29/2003
Application #:
09741698
Filing Dt:
12/19/2000
Publication #:
Pub Dt:
06/21/2001
Title:
CORRELATION OF BEHAVIORAL HDL SIGNALS
9
Patent #:
Issue Dt:
07/02/2002
Application #:
09747190
Filing Dt:
12/22/2000
Publication #:
Pub Dt:
12/13/2001
Title:
INTEGRATED VERIFICATION AND MANUFACTURABILITY TOOL
10
Patent #:
Issue Dt:
08/26/2003
Application #:
09839376
Filing Dt:
04/20/2001
Title:
INTERACTIVE MEMORY ALLOCATION IN A BEHAVIORAL SYNTHESIS TOOL
11
Patent #:
Issue Dt:
11/01/2005
Application #:
09888332
Filing Dt:
06/21/2001
Publication #:
Pub Dt:
02/14/2002
Title:
SYSTEM FOR INTELLECTUAL PROPERTY REUSE IN INTEGRATED CIRCUIT DESIGN
12
Patent #:
Issue Dt:
06/24/2008
Application #:
09898431
Filing Dt:
07/02/2001
Publication #:
Pub Dt:
09/19/2002
Title:
METHOD OF COMPENSATING FOR ETCH EFFECTS IN PHOTOLITHOGRAPHIC PROCESSING
13
Patent #:
Issue Dt:
10/10/2006
Application #:
09919650
Filing Dt:
07/31/2001
Publication #:
Pub Dt:
02/13/2003
Title:
HIERARCHICAL PRESENTATION TECHNIQUES FOR A DESIGN TOOL
14
Patent #:
Issue Dt:
05/10/2005
Application #:
09921741
Filing Dt:
08/01/2001
Publication #:
Pub Dt:
03/21/2002
Title:
ASYMMETRIC DATA PATH MEDIA ACCESS CONTROLLER
15
Patent #:
Issue Dt:
08/29/2006
Application #:
09957889
Filing Dt:
09/20/2001
Publication #:
Pub Dt:
08/22/2002
Title:
CAPACITANCE AND TRANSMISSION LINE MEASUREMENTS FOR AN INTEGRATED CIRCUIT
16
Patent #:
Issue Dt:
06/27/2006
Application #:
10160653
Filing Dt:
05/30/2002
Publication #:
Pub Dt:
10/17/2002
Title:
METHOD AND APPARATUS FOR EXPLORING A MULTI-ELEMENT DESIGN THROUGH USER DIRECTED SELECTIVE RENDERING
17
Patent #:
Issue Dt:
01/05/2010
Application #:
10194377
Filing Dt:
07/12/2002
Publication #:
Pub Dt:
06/19/2003
Title:
RESTARTABLE LOGIC BIST CONTROLLER
18
Patent #:
Issue Dt:
08/23/2005
Application #:
10210794
Filing Dt:
07/31/2002
Publication #:
Pub Dt:
10/09/2003
Title:
SCHEDULING THE CONCURRENT TESTING OF MULTIPLE CORES EMBEDDED IN AN INTEGRATED CIRCUIT
19
Patent #:
Issue Dt:
03/23/2004
Application #:
10269525
Filing Dt:
10/10/2002
Publication #:
Pub Dt:
07/10/2003
Title:
PARALLEL ELECTRONIC DESIGN AUTOMATION: DISTRIBUTED SIMULTANEOUS EDITING
20
Patent #:
Issue Dt:
03/16/2004
Application #:
10269614
Filing Dt:
10/10/2002
Publication #:
Pub Dt:
07/10/2003
Title:
PARALLEL ELECTRONIC DESIGN AUTOMATION: SHARED SIMULTANEOUS EDITING
21
Patent #:
Issue Dt:
03/14/2006
Application #:
10293900
Filing Dt:
11/12/2002
Publication #:
Pub Dt:
07/10/2003
Title:
SYNTHESIS STRATEGIES BASED ON THE APPROPRIATE USE OF INDUCTANCE EFFECTS
22
Patent #:
Issue Dt:
06/13/2006
Application #:
10319018
Filing Dt:
12/12/2002
Publication #:
Pub Dt:
10/09/2003
Title:
SLACK TIME ANALYSIS THROUGH LATCHES ON A CIRCUIT DESIGN
23
Patent #:
Issue Dt:
03/14/2006
Application #:
10356382
Filing Dt:
01/31/2003
Publication #:
Pub Dt:
01/08/2004
Title:
CONTRAST BASED RESOLUTION ENHANCING TECHNOLOGY
24
Patent #:
Issue Dt:
12/18/2007
Application #:
10383274
Filing Dt:
03/07/2003
Publication #:
Pub Dt:
09/11/2003
Title:
ARRAY TRANSFORMATION IN A BEHAVIORAL SYNTHESIS TOOL.
25
Patent #:
Issue Dt:
08/09/2005
Application #:
10387224
Filing Dt:
03/10/2003
Publication #:
Pub Dt:
07/08/2004
Title:
MATRIX OPTICAL PROCESS CORRECTION
26
Patent #:
Issue Dt:
11/09/2004
Application #:
10402079
Filing Dt:
03/26/2003
Publication #:
Pub Dt:
10/09/2003
Title:
SHORT EDGE MANAGEMENT IN RULE BASED OPC
27
Patent #:
Issue Dt:
07/03/2007
Application #:
10447762
Filing Dt:
05/28/2003
Publication #:
Pub Dt:
12/11/2003
Title:
CAUSALITY BASED EVENT DRIVEN TIMING ANALYSIS ENGINE
28
Patent #:
Issue Dt:
09/28/2004
Application #:
10453959
Filing Dt:
06/04/2003
Publication #:
Pub Dt:
11/06/2003
Title:
SPACE CLASSIFICATION FOR RESOLUTION ENHANCEMENT TECHNIQUES
29
Patent #:
Issue Dt:
06/10/2008
Application #:
10653998
Filing Dt:
09/04/2003
Publication #:
Pub Dt:
03/04/2004
Title:
POLYMORPHIC COMPUTATIONAL SYSTEM AND METHOD IN SIGNALS INTELLIGENCE ANALYSIS
30
Patent #:
Issue Dt:
11/28/2006
Application #:
10701598
Filing Dt:
11/06/2003
Title:
FUNCTIONAL VERIFICATION OF LOGIC AND MEMORY CIRCUITS WITH MULTIPLE ASYNCHRONOUS DOMAINS
31
Patent #:
Issue Dt:
07/03/2007
Application #:
10730765
Filing Dt:
12/08/2003
Publication #:
Pub Dt:
11/18/2004
Title:
SELECTIVE PROMOTION FOR RESOLUTION ENHANCEMENT TECHNIQUES
32
Patent #:
Issue Dt:
12/04/2007
Application #:
10736908
Filing Dt:
12/17/2003
Publication #:
Pub Dt:
12/23/2004
Title:
DISTRIBUTED CONFIGURATION OF INTEGRATED CIRCUITS IN AN EMULATION SYSTEM
33
Patent #:
Issue Dt:
03/10/2009
Application #:
10779205
Filing Dt:
02/13/2004
Publication #:
Pub Dt:
09/30/2004
Title:
TESTING EMBEDDED MEMORIES IN AN INTEGRATED CIRCUIT
34
Patent #:
Issue Dt:
02/06/2007
Application #:
10811418
Filing Dt:
03/26/2004
Publication #:
Pub Dt:
11/18/2004
Title:
CREATING PHOTOLITHOGRAPHIC MASKS
35
Patent #:
Issue Dt:
09/08/2009
Application #:
10869923
Filing Dt:
06/18/2004
Publication #:
Pub Dt:
11/11/2004
Title:
PROTECTION BOUNDARIES IN A PARALLEL PRINTED CIRCUIT BOARD DESIGN ENVIRONMENT
36
Patent #:
Issue Dt:
01/08/2008
Application #:
11006238
Filing Dt:
12/06/2004
Publication #:
Pub Dt:
04/14/2005
Title:
MEASURE OF ANALYSIS PERFORMED IN PROPERTY CHECKING
37
Patent #:
Issue Dt:
10/09/2007
Application #:
11040195
Filing Dt:
01/20/2005
Publication #:
Pub Dt:
09/22/2005
Title:
SHORT EDGE SMOOTHING FOR ENHANCED SCATTER BAR PLACEMENT
38
Patent #:
Issue Dt:
08/12/2008
Application #:
11202935
Filing Dt:
08/12/2005
Publication #:
Pub Dt:
03/16/2006
Title:
HIERARCHICAL FEATURE EXTRACTION FOR ELECTRICAL INTERACTION
39
Patent #:
Issue Dt:
06/26/2007
Application #:
11231562
Filing Dt:
09/20/2005
Publication #:
Pub Dt:
04/27/2006
Title:
DESIGN FOR TEST OF ANALOG MODULE SYSTEMS
40
Patent #:
Issue Dt:
10/20/2009
Application #:
11295107
Filing Dt:
12/05/2005
Publication #:
Pub Dt:
04/20/2006
Title:
REPRESENTING DEVICE LAYOUT USING TREE STRUCTURE
41
Patent #:
Issue Dt:
05/11/2010
Application #:
11438031
Filing Dt:
05/19/2006
Publication #:
Pub Dt:
10/19/2006
Title:
MASK CREATION WITH HIERARCHY MANAGEMENT USING COVER CELLS
42
Patent #:
Issue Dt:
10/26/2010
Application #:
11553532
Filing Dt:
10/27/2006
Publication #:
Pub Dt:
03/01/2007
Title:
LATENCY ADJUSTMENT BETWEEN INTEGRATED CIRCUIT CHIPS
43
Patent #:
Issue Dt:
08/21/2012
Application #:
11613160
Filing Dt:
12/19/2006
Publication #:
Pub Dt:
07/19/2007
Title:
FLEXIBLE HORIZONTAL STACK DISPLAY AND EDITOR
44
Patent #:
Issue Dt:
12/29/2009
Application #:
11876652
Filing Dt:
10/22/2007
Publication #:
Pub Dt:
02/21/2008
Title:
CONNECTIVITY-BASED SYMBOL GENERATION IN WIRING DIAGRAMS
45
Patent #:
Issue Dt:
06/29/2010
Application #:
11969650
Filing Dt:
01/04/2008
Publication #:
Pub Dt:
05/01/2008
Title:
CLUSTERING CIRCUIT PATHS IN ELECTRONIC CIRCUIT DESIGN
46
Patent #:
Issue Dt:
02/01/2011
Application #:
12039389
Filing Dt:
02/28/2008
Publication #:
Pub Dt:
09/25/2008
Title:
SPACERS FOR REDUCING CROSSTALK AND MAINTAINING CLEARANCES
47
Patent #:
Issue Dt:
10/25/2011
Application #:
12116888
Filing Dt:
05/07/2008
Publication #:
Pub Dt:
09/04/2008
Title:
COHERENT STATE AMONG MULTIPLE SIMULATION MODELS IN AN EDA SIMULATION ENVIRONMENT
48
Patent #:
Issue Dt:
08/22/2017
Application #:
12772013
Filing Dt:
04/30/2010
Publication #:
Pub Dt:
11/04/2010
Title:
AUTOMATING INTERACTIONS WITH SOFTWARE USER INTERFACES
Assignor
1
Exec Dt:
12/30/2020
Newly Merged Entity Data
1
Exec Dt:
12/30/2020
Newly Merged Entity's New Name
1
5800 GRANITE PARKWAY, SUITE 600
PLANO, TEXAS 75024
Correspondence name and address
SIEMENS CORPORATION IP DEPT - MAIL CODE INT-244
3850 QUADRANGLE BOULEVARD
ORLANDO, FL 32817

Search Results as of: 05/14/2024 10:22 AM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT