Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 056193/0280 | |
| Pages: | 3 |
| | Recorded: | 02/04/2021 | | |
| Attorney Dkt #: | 234802-30018 |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/23/2021
|
Application #:
|
16731484
|
Filing Dt:
|
12/31/2019
|
|
Title:
|
METHOD TO REDUCE FULL-CHIP TIMING VIOLATION THROUGH TIME BUDGETING IN INTEGRATED CIRCUIT DESIGN
|
|
|
Assignee
|
|
|
|
|
| 1601 S. MOPAC EXPY, |
| D300 |
| AUSTIN, TEXAS 78746 |
|
|
Correspondence name and address
|
| |
LOEB & LOEB LLP
|
| |
321 N. CLARK STREET
|
| |
SUITE 2300
|
| |
CHICAGO, IL 60654
|
Search Results as of:
04/29/2024 05:43 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
