skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:056944/0864   Pages: 8
Recorded: 07/22/2021
Attorney Dkt #:TSMCP694USD
Conveyance: ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
Total properties: 1
1
Patent #:
NONE
Issue Dt:
Application #:
17382570
Filing Dt:
07/22/2021
Publication #:
Pub Dt:
11/11/2021
Title:
INTEGRATED CHIP FOR STANDARD LOGIC PERFORMANCE IMPROVEMENT HAVING A BACK-SIDE THROUGH-SUBSTRATE-VIA AND METHOD FOR FORMING THE INTEGRATED CHIP
Assignors
1
Exec Dt:
03/30/2016
2
Exec Dt:
03/30/2016
3
Exec Dt:
03/30/2016
4
Exec Dt:
04/08/2016
Assignee
1
NO. 8, LI-HSIN RD. 6
HSIN-CHU SCIENCE PARK
HSIN-CHU, TAIWAN 300-77
Correspondence name and address
ESCHWEILER & POTASHNIK, LLC
ROSETTA CENTER
629 EUCLID AVE., SUITE 1101
CLEVELAND, OH 44114

Search Results as of: 05/22/2024 12:23 PM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT