|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/12/1988
|
Application #:
|
06667242
|
Filing Dt:
|
11/01/1984
|
|
Title:
|
INTERRUPT AND TRAP HANDLING IN MICROPROGRAM SEQUENCER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/28/1986
|
Application #:
|
06697363
|
Filing Dt:
|
02/01/1985
|
|
Title:
|
POLYMERIZABLE PLANARIZATION LAYER FOR INTEGRATED CIRCUIT STRUCTURES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/13/1987
|
Application #:
|
06717370
|
Filing Dt:
|
03/29/1985
|
|
Title:
|
METHOD OF FABRICATING TITANIUM SILICIDE GATE ELECTRODES AND INTERCONNECTIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/03/1987
|
Application #:
|
06728053
|
Filing Dt:
|
04/29/1985
|
|
Title:
|
METHOD OF MAKING A PACKAGE UTILIZING A SELF-ALIGNING PHOTOEXPOSURE PROCESS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/28/1989
|
Application #:
|
06747079
|
Filing Dt:
|
06/19/1985
|
|
Title:
|
HIGH THROUGHPUT EXTENDED-PRECISION MULTIPLIER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/14/1987
|
Application #:
|
06760712
|
Filing Dt:
|
07/30/1985
|
|
Title:
|
MEMORY WITH SEQUENTIAL MODE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/22/1987
|
Application #:
|
06761206
|
Filing Dt:
|
07/31/1985
|
|
Title:
|
METHOD OF FORMING CONTACT PLUGS FOR PLANARIZED INTEGRATED CIRCUITS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/11/1988
|
Application #:
|
06771311
|
Filing Dt:
|
08/30/1985
|
|
Title:
|
GENERAL-PURPOSE REGISTER FILE OPTIMIZED FOR INTRAPROCEDURAL REGISTER ALLOCATION, PROCEDURE CALLS, AND MULTITASKING PERFORMANCE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/11/1988
|
Application #:
|
06771327
|
Filing Dt:
|
08/30/1985
|
|
Title:
|
A SYSTEM FOR PROCESSING SINGLE-CYCLE BRANCH INSTRUCTIONS IN A PIPELINE HAVING RELATIVE, ABSOLUTE, INDIRECT AND TRAP ADDRESSES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/17/1987
|
Application #:
|
06779513
|
Filing Dt:
|
09/24/1985
|
|
Title:
|
CIRCUIT ARRANGEMENT FOR ZERO POINT BALANCING OF AN INTERGRATED OPERATIONAL AMPLIFIER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/18/1987
|
Application #:
|
06782838
|
Filing Dt:
|
10/02/1985
|
|
Title:
|
METHOD OF MAKING A PLANAR POLYSILICON BIPOLAR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/06/1987
|
Application #:
|
06794943
|
Filing Dt:
|
11/01/1985
|
|
Title:
|
SERVO DATA DEMODULATOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/19/1988
|
Application #:
|
06803351
|
Filing Dt:
|
12/02/1985
|
|
Title:
|
CRC CALCULATION APPARATUS HAVING REDUCED OUTPUT BUS SIZE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/06/1989
|
Application #:
|
06805158
|
Filing Dt:
|
12/04/1985
|
|
Title:
|
METHOD AND APPARATUS FOR RESETTING A VIDEO SRAM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/05/1988
|
Application #:
|
06810820
|
Filing Dt:
|
12/18/1985
|
|
Title:
|
METHODS FOR RECEIVING AND CONVERTING HIGH SPEED SERIAL DATA PATTERN INPUT SIGNALS TO PARALLEL DATA PATTERN OUTPUTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/01/1987
|
Application #:
|
06810950
|
Filing Dt:
|
12/18/1985
|
|
Title:
|
APPARATUS AND ASSOCIATED METHODS FOR CONVERTING SERIAL DATA PATTERN SIGNALS TRANSMITTED OR SUITABLE FOR TRANSMISSION OVER A HIGH SPEED SYNCHRONOUS SERIAL TRANSMISSION MEDIA, TO PARALLEL PATTERN OUTPUT SIGNALS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/02/1987
|
Application #:
|
06831039
|
Filing Dt:
|
02/19/1986
|
|
Title:
|
HIGH SPEED COMPARATOR HAVING CONTROLLED HYSTERESIS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/26/1988
|
Application #:
|
06835078
|
Filing Dt:
|
02/28/1986
|
|
Title:
|
TAG BUFFER WITH TESTING CAPABILITY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/29/1987
|
Application #:
|
06844908
|
Filing Dt:
|
03/27/1986
|
|
Title:
|
PROCESS FOR ISOLATION USING SELF-ALIGNED DIFFUSION PROCESS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/13/1990
|
Application #:
|
06847807
|
Filing Dt:
|
04/03/1986
|
|
Title:
|
APPARATUS AND METHODOLOGY FOR AUTOMATED FILLING OF COMPLEX POLYGONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/27/1990
|
Application #:
|
06853586
|
Filing Dt:
|
04/18/1986
|
|
Title:
|
METHOD AND APPARATUS FOR ADDRESSING VIDEO RAMS AND REFRESHING A VIDEO MONITOR WITH A VARIABLE RESOLUTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/22/1987
|
Application #:
|
06856730
|
Filing Dt:
|
04/28/1986
|
|
Title:
|
RATE-OF-CHANGE SIGNAL GENERATOR USING SAMPLING TECHNIQUES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/03/1988
|
Application #:
|
06864690
|
Filing Dt:
|
05/19/1986
|
|
Title:
|
MULTIPLE PORT MEMORY ARRAY DEVICE INCLUDING IMPROVED TIMING AND ASSOCIATED METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/01/1988
|
Application #:
|
06866528
|
Filing Dt:
|
05/23/1986
|
|
Title:
|
IMPROVED CHIP ON BOARD PACKAGE FOR INTEGRATED CIRCUIT DEVICES USING PRINTED CIRCUIT BOARDS AND MEANS FOR CONVEYING THE HEAT TO THE OPPOSITE SIDE OF THE PACKAGE FROM THE CHIP MOUNTING SIDE TO PERMIT THE HEAT TO DISSIPATE THEREFORM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/29/1987
|
Application #:
|
06878093
|
Filing Dt:
|
06/24/1986
|
|
Title:
|
METALLIZATION TECHNIQUE FOR INTEGRATED CIRCUIT STRUCTURES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/13/1988
|
Application #:
|
06891074
|
Filing Dt:
|
07/28/1986
|
|
Title:
|
INFO-1 DETECTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/03/1989
|
Application #:
|
06897685
|
Filing Dt:
|
08/18/1986
|
|
Title:
|
WALLED SLOT DEVICES AND METHOD OF MAKING SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/08/1988
|
Application #:
|
06900965
|
Filing Dt:
|
08/27/1986
|
|
Title:
|
TEMPERATURE COMPENSATED HIGH PERFORMANCE HYSTERESIS BUFFER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/07/1989
|
Application #:
|
06904540
|
Filing Dt:
|
09/05/1986
|
|
Title:
|
ADAPTIVE THRESHOLD SAMPLING CONTROLLER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/11/1989
|
Application #:
|
06908559
|
Filing Dt:
|
09/18/1986
|
|
Title:
|
FIFO MEMORY DEVICE INCLUDING CIRCUIT FOR GENERATING FLAG SIGNALS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/12/1990
|
Application #:
|
06936193
|
Filing Dt:
|
12/01/1986
|
|
Title:
|
METHODS AND APPARATUS FOR OPTIMIZING INSTRUCTION PROCESSING IN COMPUTER SYSTEMS EMPLOYING A COMBINATION OF INSTRUCTION CACHE AND HIGH SPEED CONSECUTIVE TRANSFER MEMORIES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/07/1989
|
Application #:
|
06942472
|
Filing Dt:
|
12/16/1986
|
|
Title:
|
METHODS AND APPARATUS FOR PROVIDING A USER ORIENTED MICROPROCESSOR TEST INTERFACE FOR A COMPLEX, SINGLE CHIP, GENERAL PURPOSE CENTRAL PROCESSING UNIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/15/1988
|
Application #:
|
07021960
|
Filing Dt:
|
03/05/1987
|
|
Title:
|
AUTOMATIC UNLOADING MECHANISM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/11/1989
|
Application #:
|
07042402
|
Filing Dt:
|
04/24/1987
|
|
Title:
|
TITANIUM NITRIDE AS AN ANTIREFLECTION COATING ON HIGHLY REFLECTIVE LAYERS FOR PHOTOLITHOGRAPHY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/16/1990
|
Application #:
|
07072955
|
Filing Dt:
|
07/15/1987
|
|
Title:
|
RECEIVER SYNCHRONIZATION IN ENCODER/DECODER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/23/1989
|
Application #:
|
07091685
|
Filing Dt:
|
08/31/1987
|
|
Title:
|
NON-LINEAR AMPLIFIER FOR DIGITAL NETWORK
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/09/1989
|
Application #:
|
07104197
|
Filing Dt:
|
10/02/1987
|
|
Title:
|
PROCESS FOR PATTERNING FILMS IN MANUFACTURE OF INTEGRATED CIRCUIT STRUCTURES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/07/1990
|
Application #:
|
07104722
|
Filing Dt:
|
10/02/1987
|
|
Title:
|
INPUT/OUTPUT CONTROLLER INCORPORATING ADDRESS MAPPED INPUT/OUTPUT WINDOWS AND READ AHEAD/WRITE BEHIND CAPABILITIES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/04/1989
|
Application #:
|
07119260
|
Filing Dt:
|
11/04/1987
|
|
Title:
|
SILICIDE CONTACT PLUG FORMATION TECHNIQUE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/05/1989
|
Application #:
|
07141239
|
Filing Dt:
|
01/05/1988
|
|
Title:
|
ECL PROGRAMMABLE LOGIC ARRAY WITH DIRECT TESTING MEANS FOR VERIFICATION OF PROGRAMMED STATE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/18/1991
|
Application #:
|
07146009
|
Filing Dt:
|
01/20/1988
|
|
Title:
|
ORGANIZATION OF AN INTEGRATED CACHE UNIT FOR FLEXIBLE USAGE IN CACHE SYSTEM DESIGN
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/04/1992
|
Application #:
|
07146020
|
Filing Dt:
|
01/20/1988
|
|
Title:
|
METHODS AND APPARATUS FOR CACHING INTERLOCK VARIABLES IN AN INTEGRATED CACHE MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/19/1990
|
Application #:
|
07181626
|
Filing Dt:
|
04/14/1988
|
|
Title:
|
DIAGNOSTIC CIRCUIT FOR DIGITAL SYSTEMS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/26/1989
|
Application #:
|
07193312
|
Filing Dt:
|
05/11/1988
|
|
Title:
|
CONTENT ADDRESSABLE MEMORY ARRAY WITH MASKABLE AND RESETTABLE BITS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/09/1990
|
Application #:
|
07193478
|
Filing Dt:
|
05/12/1988
|
|
Title:
|
METHOD OF PLANARIZATION OF TOPOLOGIES IN INTEGRATED CIRCUIT STRUCTURES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/22/1989
|
Application #:
|
07212213
|
Filing Dt:
|
06/24/1988
|
|
Title:
|
COUNTER TESTER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/14/1991
|
Application #:
|
07242144
|
Filing Dt:
|
09/09/1988
|
|
Title:
|
METHOD OF MAKING A HIGH PERFORMANCE MOS DEVICE HAVING BOTH P- AND N- LDD REGIONS USING SINGLE PHOTORESIST MASK
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/24/1993
|
Application #:
|
07242743
|
Filing Dt:
|
09/09/1988
|
|
Title:
|
BUFFER MEMORY SUBSYSTEM FOR PERIPHERAL CONTROLLERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/09/1991
|
Application #:
|
07242744
|
Filing Dt:
|
09/09/1988
|
|
Title:
|
FLY-BY DATA TRANSFER SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/07/1991
|
Application #:
|
07286200
|
Filing Dt:
|
12/19/1988
|
|
Title:
|
SYSTEM FOR ACCESSING THE SAME MEMORY LOCATION BY TWO DIFFERENT DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/07/1990
|
Application #:
|
07325402
|
Filing Dt:
|
03/17/1989
|
|
Title:
|
HIGH SPEED COMPLIMENTARY OUTPUT STAGE UTILIZING CURRENT STEERING TRANSISTORS AND A SINGLE CURRENT SOURCE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/11/1990
|
Application #:
|
07337995
|
Filing Dt:
|
04/13/1989
|
|
Title:
|
METHOD OF MAKING SELF-ALIGNED, PLANARIZED CONTACTS FOR SEMICONDUCTOR DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/31/1990
|
Application #:
|
07338583
|
Filing Dt:
|
04/17/1989
|
|
Title:
|
TEMPERATURE AND SUPPLY COMPENSATED ECL BANDGAP REFERENCE VOLTAGE GENERATOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/27/1990
|
Application #:
|
07338584
|
Filing Dt:
|
04/17/1989
|
|
Title:
|
TTL BUFFER CIRCUIT WITH ACTIVE TURN-OFF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/27/1990
|
Application #:
|
07346248
|
Filing Dt:
|
05/01/1989
|
|
Title:
|
SELF-ALIGNED INTERCONNECTS FOR SEMICONDUCTOR DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/08/1991
|
Application #:
|
07346424
|
Filing Dt:
|
05/01/1989
|
|
Title:
|
SELF-ALIGNED INTERCONNECTS FOR SEMICONDUCTOR DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/28/1990
|
Application #:
|
07346969
|
Filing Dt:
|
05/03/1989
|
|
Title:
|
BICMOS DECODER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/1990
|
Application #:
|
07346970
|
Filing Dt:
|
05/03/1989
|
|
Title:
|
BICMOS READ/WRITE CONTROL AND SENSING CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/09/1990
|
Application #:
|
07373743
|
Filing Dt:
|
06/29/1989
|
|
Title:
|
CASCADING FIFO MEMORY DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/19/1991
|
Application #:
|
07413507
|
Filing Dt:
|
09/26/1989
|
|
Title:
|
MEMORY DEVICE WHICH CAN FUNCTION AS TWO SEPARATE MEMORIES OR A SINGLE MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/05/1990
|
Application #:
|
07415754
|
Filing Dt:
|
10/02/1989
|
|
Title:
|
ECL-TO-TTL TRANSLATOR CIRCUIT WITH GROUND BOUNCE PROTECTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/28/1991
|
Application #:
|
07420985
|
Filing Dt:
|
10/13/1989
|
|
Title:
|
BICMOS ECL-TO-CMOS CONVERSION CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/09/1991
|
Application #:
|
07482180
|
Filing Dt:
|
02/20/1990
|
|
Title:
|
WAFER PROCESSING CASSETTE HANDLE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/31/1991
|
Application #:
|
07489203
|
Filing Dt:
|
03/05/1990
|
|
Title:
|
INFORMATION STORAGE DEVICE WITH BATCH SELECT CAPABILITY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/04/1992
|
Application #:
|
07529362
|
Filing Dt:
|
05/29/1990
|
|
Title:
|
MEMORY MANAGEMENT SYSTEM AND METHOD FOR NETWORK CONTROLLER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/11/1993
|
Application #:
|
07529363
|
Filing Dt:
|
05/29/1990
|
|
Title:
|
CONFIGURATION OF SRAMS AS LOGICAL FIFOS FOR TRANSMIT AND RECEIVE OF PACKET DATA
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/23/1993
|
Application #:
|
07556046
|
Filing Dt:
|
07/20/1990
|
|
Title:
|
EXPANDABLE REPEATER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/25/1992
|
Application #:
|
07565384
|
Filing Dt:
|
08/10/1990
|
|
Title:
|
PROCESS FOR PRODUCING OPTIMUM INTRINSIC, LONG CHANNEL, AND SHORT CHANNEL MOS DEVICES IN VLSI STRUCTURES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/28/1993
|
Application #:
|
07577918
|
Filing Dt:
|
08/31/1990
|
|
Title:
|
A GENERAL KEYBOARD INTERFACE FOR OPERATING WITH TWO TYPES OF KEYBOARDS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/02/1991
|
Application #:
|
07587286
|
Filing Dt:
|
09/24/1990
|
|
Title:
|
SELF-ALIGNED SEMICONDUCTOR DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/14/1992
|
Application #:
|
07590544
|
Filing Dt:
|
09/27/1990
|
|
Title:
|
SELF-ALIGNED, PLANARIZED CONTACTS FOR SEMICONDUCTOR DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/24/1994
|
Application #:
|
07594929
|
Filing Dt:
|
10/10/1990
|
|
Title:
|
SELECTABLE REPEATER PORT RECONNECTION METHOD AND APPARATUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/23/1993
|
Application #:
|
07595061
|
Filing Dt:
|
10/10/1990
|
|
Title:
|
INTEGRATED MULTI-PORT REPEATER HAVING SHARED RESOURCES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/04/1994
|
Application #:
|
07595522
|
Filing Dt:
|
10/11/1990
|
|
Title:
|
BI-PHASE DECODER PHASE-LOCK LOOP IN CMOS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/26/1993
|
Application #:
|
07620980
|
Filing Dt:
|
11/30/1990
|
|
Title:
|
AUTOMATIC POLARITY DETECTION AND CORRECTION METHOD AND APPARATUS EMPLOYING LINKPULSES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/01/1994
|
Application #:
|
07650625
|
Filing Dt:
|
02/05/1991
|
|
Title:
|
SURFACE PLANARIZING METHODS FOR INTEGRATED CIRCUIT DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/26/1996
|
Application #:
|
07659861
|
Filing Dt:
|
02/22/1991
|
|
Title:
|
SYSTEM FOR PERFORMING FAST DATA ACCESSING IN MULTIPLY/ACCUMULATE OPERATIONS WHILE USING A VRAM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/03/2006
|
Application #:
|
07751287
|
Filing Dt:
|
05/09/1991
|
|
Title:
|
METHOD FOR MAKING A SUPERCONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/02/1993
|
Application #:
|
07760313
|
Filing Dt:
|
09/16/1991
|
|
Title:
|
N-CHANNEL PULL-UP TRANSISTOR WITH REDUCED BODY EFFECT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/30/2001
|
Application #:
|
07793889
|
Filing Dt:
|
11/18/1991
|
|
Title:
|
COMPOSITION FOR PHOTOIMAGING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/06/1993
|
Application #:
|
07837536
|
Filing Dt:
|
02/14/1992
|
|
Title:
|
METHOD OF FABRICATING FIELD EFFECT TRANSISTORS HAVING LIGHTLY DOPED DRAIN REGIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/10/1998
|
Application #:
|
07839707
|
Filing Dt:
|
02/24/1992
|
|
Title:
|
SUPERCONDUCTING MULTILAYER CERAMIC SUBSTRATE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/23/1995
|
Application #:
|
07863991
|
Filing Dt:
|
04/06/1992
|
|
Title:
|
AUTOMATIC POLARITY DETECTION AND CORRECTION METHOD AND APPARATUS EMPLOYING LINKPULSES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/18/1993
|
Application #:
|
07881002
|
Filing Dt:
|
05/07/1992
|
|
Title:
|
OPTIMIZING DOPING CONTROL IN SHORT CHANNEL MOS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/30/1996
|
Application #:
|
07883748
|
Filing Dt:
|
05/15/1992
|
|
Title:
|
A NETWORK CONTROLLER WITH MEMORY REQUEST AND ACKNOWLEDGEMENT SIGNALS AND A NETWORK ADAPTER THEREWITH
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/28/1993
|
Application #:
|
07897736
|
Filing Dt:
|
06/12/1992
|
|
Title:
|
HIGH SPEED CMOS OUTPUT BUFFER CIRCUIT MINIMIZES OUTPUT SIGNAL OSCILLATION AND STEADY STATE CURRENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/24/1993
|
Application #:
|
07914053
|
Filing Dt:
|
07/13/1992
|
|
Title:
|
SYNCHRONOUS CIRCUIT WITH CLOCK SKEW COMPENSATING FUNCTION AND CIRCUITS UTILIZING SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/17/1995
|
Application #:
|
07922897
|
Filing Dt:
|
07/31/1992
|
|
Title:
|
VOID FREE OXIDE FILL FOR INTERCONNECT SPACES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/31/1994
|
Application #:
|
07959230
|
Filing Dt:
|
10/09/1992
|
|
Title:
|
METHOD FOR ACHIEVING A HIGH QUALITY THIN OXIDE USING A SACRIFICIAL OXIDE ANNEAL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/12/1994
|
Application #:
|
07976264
|
Filing Dt:
|
11/13/1992
|
|
Title:
|
REDUCED NOISE, LOW POWER, HIGH SPEED OUTPUT BUFFER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/13/1998
|
Application #:
|
07985344
|
Filing Dt:
|
11/30/1992
|
|
Title:
|
GRADED CHANNEL FIELD EFFECT TRANSISTOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/22/1998
|
Application #:
|
08011068
|
Filing Dt:
|
01/29/1993
|
|
Title:
|
DIGITAL CLOCK WAVEFORM GENERATOR AND METHOD FOR GENERATING A CLOCK SIGNAL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/03/1996
|
Application #:
|
08024819
|
Filing Dt:
|
03/01/1993
|
|
Title:
|
PROGRAMMABLE SEQUENCER HAVING INTERNAL COMPONENTS WHICH ARE MICROPROCESSOR READ/WRITE INTERFACABLE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/07/1998
|
Application #:
|
08031046
|
Filing Dt:
|
03/11/1993
|
|
Title:
|
FOAMED POLYMER FOR USE AS DIELECTRIC MATERIAL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/04/1994
|
Application #:
|
08053797
|
Filing Dt:
|
04/26/1993
|
|
Title:
|
REPEATER SECURITY SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/22/1994
|
Application #:
|
08054324
|
Filing Dt:
|
04/28/1993
|
|
Title:
|
METHOD FOR ACHIEVING AN ULTRA-RELIABLE THIN OXIDE USING A NITROGEN ANNEAL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/28/2000
|
Application #:
|
08059861
|
Filing Dt:
|
05/10/1993
|
|
Title:
|
PROCESS FOR FORMING CARBONATES OF HYDROXYAROMATIC COMPOUNDS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/20/2001
|
Application #:
|
08095147
|
Filing Dt:
|
07/20/1993
|
|
Title:
|
DEVICE FOR REDUCING PLASMA ETCH DAMAGE AND METHOD FOR MANUFACTURING SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/04/1995
|
Application #:
|
08102361
|
Filing Dt:
|
08/05/1993
|
|
Title:
|
EXPANDABLE REPEATER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/09/1995
|
Application #:
|
08103980
|
Filing Dt:
|
08/09/1993
|
|
Title:
|
APPARATUS AND METHOD FOR REMOVING DEPOSITS FROM AN APCVD SYSTEM
|
|
