USPTO Assignments on the Web

	United States Patent and Trademark Office
	Home\|Site Index\|Search\|Guides\|Contacts\|eBusiness\|eBiz alerts\|News\|Help

Assignments on the Web > Patent Query

Patent Assignment Details

NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:	056987/0001			Pages:	1045
		Recorded:	05/12/2021
Attorney Dkt #:	37188/13
Conveyance:	RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS).

Total properties: 18026
Page 102 of 181
Pages: 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181

Patent #:	8949083	Issue Dt:	02/03/2015	Application #:	13194644	Filing Dt:	07/29/2011
Publication #:	US20130030774	Pub Dt:	01/31/2013
Title:	MODELING GATE TRANSCONDUCTANCE IN A SUB-CIRCUIT TRANSISTOR MODEL

Patent #:	9159711	Issue Dt:	10/13/2015	Application #:	13194695	Filing Dt:	07/29/2011
Publication #:	US20130027127	Pub Dt:	01/31/2013
Title:	INTEGRATED CIRCUIT SYSTEMS INCLUDING VERTICAL INDUCTORS

Patent #:	8207609	Issue Dt:	06/26/2012	Application #:	13195255	Filing Dt:	08/01/2011
Publication #:	US20110284280	Pub Dt:	11/24/2011
Title:	OPTICALLY TRANSPARENT WIRES FOR SECURE CIRCUITS AND METHODS OF MAKING SAME

Patent #:	8404430	Issue Dt:	03/26/2013	Application #:	13195307	Filing Dt:	08/01/2011
Publication #:	US20110287349	Pub Dt:	11/24/2011
Title:	MULTI-CHIP RETICLE PHOTOMASKS

Patent #:	NONE	Issue Dt:		Application #:	13195981	Filing Dt:	08/02/2011
Publication #:	US20120153405	Pub Dt:	06/21/2012
Title:	Semiconductor Device Comprising a Contact Structure with Reduced Parasitic Capacitance

Patent #:	NONE	Issue Dt:		Application #:	13196318	Filing Dt:	08/02/2011
Publication #:	US20120161203	Pub Dt:	06/28/2012
Title:	Strain Enhancement in Transistors Comprising an Embedded Strain-Inducing Semiconductor Material by Alloy Species Condensation

Patent #:	8120132	Issue Dt:	02/21/2012	Application #:	13196334	Filing Dt:	08/02/2011
Publication #:	US20110284073	Pub Dt:	11/24/2011
Title:	HOLEY ELECTRODE GRIDS FOR PHOTOVOLTAIC CELLS WITH SUBWAVELENGTH AND SUPERWAVELENGTH FEATURE SIZES

Patent #:	NONE	Issue Dt:		Application #:	13196647	Filing Dt:	08/02/2011
Publication #:	US20130033285	Pub Dt:	02/07/2013
Title:	METHODS FOR RELIABILITY TESTING OF SEMICONDUCTOR DEVICES

Patent #:	8473883	Issue Dt:	06/25/2013	Application #:	13197061	Filing Dt:	08/03/2011
Publication #:	US20130036391	Pub Dt:	02/07/2013
Title:	ABSTRACTION FOR ARRAYS IN INTEGRATED CIRCUIT MODELS

Patent #:	8536009	Issue Dt:	09/17/2013	Application #:	13197239	Filing Dt:	08/03/2011
Publication #:	US20120153401	Pub Dt:	06/21/2012
Title:	DIFFERENTIAL THRESHOLD VOLTAGE ADJUSTMENT IN PMOS TRANSISTORS BY DIFFERENTIAL FORMATION OF A CHANNEL SEMICONDUCTOR MATERIAL

Patent #:	8458632	Issue Dt:	06/04/2013	Application #:	13197320	Filing Dt:	08/03/2011
Publication #:	US20130036395	Pub Dt:	02/07/2013
Title:	EFFICIENT SLACK PROJECTION FOR TRUNCATED DISTRIBUTIONS

Patent #:	8822137	Issue Dt:	09/02/2014	Application #:	13197325	Filing Dt:	08/03/2011
Publication #:	US20130032945	Pub Dt:	02/07/2013
Title:	SELF-ALIGNED FINE PITCH PERMANENT ON-CHIP INTERCONNECT STRUCTURES AND METHOD OF FABRICATION

Patent #:	8673710	Issue Dt:	03/18/2014	Application #:	13197387	Filing Dt:	08/03/2011
Publication #:	US20120156864	Pub Dt:	06/21/2012
Title:	FORMATION OF A CHANNEL SEMICONDUCTOR ALLOY BY A NITRIDE HARD MASK LAYER AND AN OXIDE MASK

Patent #:	8299558	Issue Dt:	10/30/2012	Application #:	13197414	Filing Dt:	08/03/2011
Publication #:	US20110284961	Pub Dt:	11/24/2011
Title:	SELF-ALIGNED SCHOTTKY DIODE

Patent #:	8841732	Issue Dt:	09/23/2014	Application #:	13197631	Filing Dt:	08/03/2011
Publication #:	US20130032890	Pub Dt:	02/07/2013
Title:	SELF-ADJUSTING LATCH-UP RESISTANCE FOR CMOS DEVICES

Patent #:	9076817	Issue Dt:	07/07/2015	Application #:	13198152	Filing Dt:	08/04/2011
Publication #:	US20130032859	Pub Dt:	02/07/2013
Title:	EPITAXIAL EXTENSION CMOS TRANSISTOR

Patent #:	8343826	Issue Dt:	01/01/2013	Application #:	13198209	Filing Dt:	08/04/2011
Publication #:	US20120161250	Pub Dt:	06/28/2012
Title:	METHOD FOR FORMING A TRANSISTOR COMPRISING HIGH-K METAL GATE ELECTRODE STRUCTURES INCLUDING A POLYCRYSTALLINE SEMICONDUCTOR MATERIAL AND EMBEDDED STRAIN-INDUCING SEMICONDUCTOR ALLOYS

Patent #:	8446748	Issue Dt:	05/21/2013	Application #:	13198292	Filing Dt:	08/04/2011
Publication #:	US20130033915	Pub Dt:	02/07/2013
Title:	CONTENT ADDRESSABLE MEMORIES WITH WIRELINE COMPENSATION

Patent #:	9117771	Issue Dt:	08/25/2015	Application #:	13202228	Filing Dt:	08/18/2011
Publication #:	US20110297869	Pub Dt:	12/08/2011
Title:	INSULATION MATERIAL FOR INTEGRATED CIRCUITS AND USE OF SAID INTEGRATED CIRCUITS

Patent #:	8497180	Issue Dt:	07/30/2013	Application #:	13204271	Filing Dt:	08/05/2011
Publication #:	US20130032864	Pub Dt:	02/07/2013
Title:	TRANSISTOR WITH BOOT SHAPED SOURCE/DRAIN REGIONS

Patent #:	8524564	Issue Dt:	09/03/2013	Application #:	13204283	Filing Dt:	08/05/2011
Publication #:	US20130032901	Pub Dt:	02/07/2013
Title:	FULL SILICIDATION PREVENTION VIA DUAL NICKEL DEPOSITION APPROACH

Patent #:	8266554	Issue Dt:	09/11/2012	Application #:	13204440	Filing Dt:	08/05/2011
Publication #:	US20120047471	Pub Dt:	02/23/2012
Title:	DYNAMIC PROVISIONAL DECOMPOSITION OF LITHOGRAPHIC PATTERNS HAVING DIFFERENT INTERACTION RANGES

Patent #:	9360858	Issue Dt:	06/07/2016	Application #:	13204955	Filing Dt:	08/08/2011
Publication #:	US20130041494	Pub Dt:	02/14/2013
Title:	ALIGNMENT DATA BASED PROCESS CONTROL SYSTEM

Patent #:	8772161	Issue Dt:	07/08/2014	Application #:	13205063	Filing Dt:	08/08/2011
Publication #:	US20130040454	Pub Dt:	02/14/2013
Title:	ANNEALING COPPER INTERCONNECTS

Patent #:	8423941	Issue Dt:	04/16/2013	Application #:	13205186	Filing Dt:	08/08/2011
Publication #:	US20130042217	Pub Dt:	02/14/2013
Title:	STRUCTURAL MIGRATION OF INTEGRATED CIRCUIT LAYOUT

Patent #:	8525232	Issue Dt:	09/03/2013	Application #:	13206586	Filing Dt:	08/10/2011
Publication #:	US20130037865	Pub Dt:	02/14/2013
Title:	SEMICONDUCTOR STRUCTURE HAVING A WETTING LAYER

Patent #:	8853700	Issue Dt:	10/07/2014	Application #:	13207102	Filing Dt:	08/10/2011
Publication #:	US20130037864	Pub Dt:	02/14/2013
Title:	CROSS-COUPLING OF GATE CONDUCTOR LINE AND ACTIVE REGION IN SEMICONDUCTOR DEVICES

Patent #:	8212332	Issue Dt:	07/03/2012	Application #:	13207480	Filing Dt:	08/11/2011
Publication #:	US20110291238	Pub Dt:	12/01/2011
Title:	BIAS-CONTROLLED DEEP TRENCH SUBSTRATE NOISE ISOLATION INTEGRATED CIRCUIT DEVICE STRUCTURES

Patent #:	8801352	Issue Dt:	08/12/2014	Application #:	13207609	Filing Dt:	08/11/2011
Publication #:	US20130039733	Pub Dt:	02/14/2013
Title:	PICK AND PLACE TAPE RELEASE FOR THIN SEMICONDUCTOR DIES

Patent #:	8448121	Issue Dt:	05/21/2013	Application #:	13208046	Filing Dt:	08/11/2011
Publication #:	US20130042214	Pub Dt:	02/14/2013
Title:	IIMPLEMENTING Z DIRECTIONAL MACRO PORT ASSIGNMENT

Patent #:	8563426	Issue Dt:	10/22/2013	Application #:	13208697	Filing Dt:	08/12/2011
Publication #:	US20120161327	Pub Dt:	06/28/2012
Title:	SHRINKAGE OF CONTACT ELEMENTS AND VIAS IN A SEMICONDUCTOR DEVICE BY INCORPORATING ADDITIONAL TAPERING MATERIAL

Patent #:	8536052	Issue Dt:	09/17/2013	Application #:	13208835	Filing Dt:	08/12/2011
Publication #:	US20120161324	Pub Dt:	06/28/2012
Title:	Semiconductor Device Comprising Contact Elements with Silicided Sidewall Regions

Patent #:	8877597	Issue Dt:	11/04/2014	Application #:	13208972	Filing Dt:	08/12/2011
Publication #:	US20120161210	Pub Dt:	06/28/2012
Title:	Embedding Metal Silicide Contact Regions Reliably Into Highly Doped Drain and Source Regions by a Stop Implantation

Patent #:	8722498	Issue Dt:	05/13/2014	Application #:	13209057	Filing Dt:	08/12/2011
Publication #:	US20120161238	Pub Dt:	06/28/2012
Title:	SELF-ALIGNED FIN TRANSISTOR FORMED ON A BULK SUBSTRATE BY LATE FIN ETCH

Patent #:	NONE	Issue Dt:		Application #:	13209061	Filing Dt:	08/12/2011
Publication #:	US20130037866	Pub Dt:	02/14/2013
Title:	METHOD OF FORMING A SEMICONDUCTOR DEVICE

Patent #:	NONE	Issue Dt:		Application #:	13209128	Filing Dt:	08/12/2011
Publication #:	US20120164799	Pub Dt:	06/28/2012
Title:	Method of Forming a Semiconductor Device Comprising eFuses of Increased Programming Window

Patent #:	8873271	Issue Dt:	10/28/2014	Application #:	13209405	Filing Dt:	08/14/2011
Publication #:	US20130039110	Pub Dt:	02/14/2013
Title:	3D ARCHITECTURE FOR BIPOLAR MEMORY USING BIPOLAR ACCESS DEVICE

Patent #:	8423940	Issue Dt:	04/16/2013	Application #:	13209504	Filing Dt:	08/15/2011
Publication #:	US20130047130	Pub Dt:	02/21/2013
Title:	EARLY NOISE DETECTION AND NOISE AWARE ROUTING IN CIRCUIT DESIGN

Patent #:	8830725	Issue Dt:	09/09/2014	Application #:	13209569	Filing Dt:	08/15/2011
Publication #:	US20130044532	Pub Dt:	02/21/2013
Title:	LOW TEMPERATURE BEOL COMPATIBLE DIODE HAVING HIGH VOLTAGE MARGINS FOR USE IN LARGE ARRAYS OF ELECTRONIC COMPONENTS

Patent #:	9018023	Issue Dt:	04/28/2015	Application #:	13210514	Filing Dt:	08/16/2011
Publication #:	US20130045546	Pub Dt:	02/21/2013
Title:	DETECTION OF SURFACE DEFECTS BY OPTICAL INLINE METROLOGY DURING Cu-CMP PROCESS

Patent #:	NONE	Issue Dt:		Application #:	13210858	Filing Dt:	08/16/2011
Publication #:	US20130043589	Pub Dt:	02/21/2013
Title:	Methods of Forming a Non-Planar Cap Layer Above Conductive Lines on a Semiconductor Device

Patent #:	8841209	Issue Dt:	09/23/2014	Application #:	13212489	Filing Dt:	08/18/2011
Publication #:	US20130043060	Pub Dt:	02/21/2013
Title:	METHOD FOR FORMING CORELESS FLIP CHIP BALL GRID ARRAY (FCBGA) SUBSTRATES AND SUCH SUBSTRATES FORMED BY THE METHOD

Patent #:	8828489	Issue Dt:	09/09/2014	Application #:	13213740	Filing Dt:	08/19/2011
Publication #:	US20130045337	Pub Dt:	02/21/2013
Title:	HOMOGENEOUS MODIFICATION OF POROUS FILMS

Patent #:	8637412	Issue Dt:	01/28/2014	Application #:	13214157	Filing Dt:	08/19/2011
Publication #:	US20130043514	Pub Dt:	02/21/2013
Title:	PROCESS TO FORM AN ADHESION LAYER AND MULTIPHASE ULTRA-LOW K DIELECTRIC MATERIAL USING PECVD

Patent #:	8675475	Issue Dt:	03/18/2014	Application #:	13214818	Filing Dt:	08/22/2011
Publication #:	US20130051216	Pub Dt:	02/28/2013
Title:	TECHNIQUES FOR RECOVERY OF WIRELESS SERVICES FOLLOWING POWER FAILURES

Patent #:	NONE	Issue Dt:		Application #:	13215568	Filing Dt:	08/23/2011
Publication #:	US20130049123	Pub Dt:	02/28/2013
Title:	Semiconductor Device with DRAM Word Lines and Gate Electrodes in Non-Memory Regions of the Device Comprised of a Metal, and Methods of Making Same

Patent #:	8716077	Issue Dt:	05/06/2014	Application #:	13215635	Filing Dt:	08/23/2011
Publication #:	US20130049103	Pub Dt:	02/28/2013
Title:	REPLACEMENT GATE COMPATIBLE eDRAM TRANSISTOR WITH RECESSED CHANNEL

Patent #:	8679943	Issue Dt:	03/25/2014	Application #:	13215738	Filing Dt:	08/23/2011
Publication #:	US20130052798	Pub Dt:	02/28/2013
Title:	FIXED CURVATURE FORCE LOADING OF MECHANICALLY SPALLED FILMS

Patent #:	8549462	Issue Dt:	10/01/2013	Application #:	13215868	Filing Dt:	08/23/2011
Publication #:	US20130055178	Pub Dt:	02/28/2013
Title:	THERMAL COUPLING DETERMINATION AND REPRESENTATION

Patent #:	8471343	Issue Dt:	06/25/2013	Application #:	13216708	Filing Dt:	08/24/2011
Publication #:	US20130049132	Pub Dt:	02/28/2013
Title:	PARASITIC CAPACITANCE REDUCTION IN MOSFET BY AIRGAP ILD

Patent #:	8476131	Issue Dt:	07/02/2013	Application #:	13216791	Filing Dt:	08/24/2011
Publication #:	US20130049126	Pub Dt:	02/28/2013
Title:	METHODS OF FORMING A SEMICONDUCTOR DEVICE WITH RECESSED SOURCE/DRAIN REGIONS, AND A SEMICONDUCTOR DEVICE COMPRISING SAME

Patent #:	8647951	Issue Dt:	02/11/2014	Application #:	13216862	Filing Dt:	08/24/2011
Publication #:	US20130052782	Pub Dt:	02/28/2013
Title:	IMPLANTATION OF HYDROGEN TO IMPROVE GATE INSULATION LAYER-SUBSTRATE INTERFACE

Patent #:	8536034	Issue Dt:	09/17/2013	Application #:	13216921	Filing Dt:	08/24/2011
Publication #:	US20130052783	Pub Dt:	02/28/2013
Title:	METHODS OF FORMING STRESSED SILICON-CARBON AREAS IN AN NMOS TRANSISTOR

Patent #:	8580643	Issue Dt:	11/12/2013	Application #:	13217009	Filing Dt:	08/24/2011
Publication #:	US20130049121	Pub Dt:	02/28/2013
Title:	THRESHOLD VOLTAGE ADJUSTMENT IN A FIN TRANSISTOR BY CORNER IMPLANTATION

Patent #:	8759904	Issue Dt:	06/24/2014	Application #:	13217061	Filing Dt:	08/24/2011
Publication #:	US20130049136	Pub Dt:	02/28/2013
Title:	ELECTRONIC DEVICE HAVING PLURAL FIN-FETS WITH DIFFERENT FIN HEIGHTS AND PLANAR FETS ON THE SAME SUBSTRATE

Patent #:	8525569	Issue Dt:	09/03/2013	Application #:	13217335	Filing Dt:	08/25/2011
Publication #:	US20130049827	Pub Dt:	02/28/2013
Title:	SYNCHRONIZING GLOBAL CLOCKS IN 3D STACKS OF INTEGRATED CIRCUITS BY SHORTING THE CLOCK NETWORK

Patent #:	8576000	Issue Dt:	11/05/2013	Application #:	13217349	Filing Dt:	08/25/2011
Publication #:	US20130049824	Pub Dt:	02/28/2013
Title:	3D CHIP STACK SKEW REDUCTION WITH RESONANT CLOCK AND INDUCTIVE COUPLING

Patent #:	8381156	Issue Dt:	02/19/2013	Application #:	13217381	Filing Dt:	08/25/2011
Publication #:	US20130055183	Pub Dt:	02/28/2013
Title:	3D INTER-STRATUM CONNECTIVITY ROBUSTNESS

Patent #:	8587357	Issue Dt:	11/19/2013	Application #:	13217406	Filing Dt:	08/25/2011
Publication #:	US20130049828	Pub Dt:	02/28/2013
Title:	AC SUPPLY NOISE REDUCTION IN A 3D STACK WITH VOLTAGE SENSING AND CLOCK SHIFTING

Patent #:	8516426	Issue Dt:	08/20/2013	Application #:	13217429	Filing Dt:	08/25/2011
Publication #:	US20130055185	Pub Dt:	02/28/2013
Title:	VERTICAL POWER BUDGETING AND SHIFTING FOR THREE-DIMENSIONAL INTEGRATION

Patent #:	8519735	Issue Dt:	08/27/2013	Application #:	13217734	Filing Dt:	08/25/2011
Publication #:	US20130049795	Pub Dt:	02/28/2013
Title:	PROGRAMMING THE BEHAVIOR OF INDIVIDUAL CHIPS OR STRATA IN A 3D STACK OF INTEGRATED CIRCUITS

Patent #:	8508001	Issue Dt:	08/13/2013	Application #:	13217792	Filing Dt:	08/25/2011
Publication #:	US20130049139	Pub Dt:	02/28/2013
Title:	SEMICONDUCTOR DEVICE WITH WORK FUNCTION ADJUSTING LAYER HAVING VARIED THICKNESS IN A GATE WIDTH DIRECTION AND METHODS OF MAKING SAME

Patent #:	8558290	Issue Dt:	10/15/2013	Application #:	13217975	Filing Dt:	08/25/2011
Publication #:	US20130049128	Pub Dt:	02/28/2013
Title:	SEMICONDUCTOR DEVICE WITH DUAL METAL SILICIDE REGIONS AND METHODS OF MAKING SAME

Patent #:	8815736	Issue Dt:	08/26/2014	Application #:	13218089	Filing Dt:	08/25/2011
Publication #:	US20130052819	Pub Dt:	02/28/2013
Title:	Methods of Forming Metal Silicide Regions on Semiconductor Devices Using Different Temperatures

Patent #:	8853810	Issue Dt:	10/07/2014	Application #:	13218262	Filing Dt:	08/25/2011
Publication #:	US20130049089	Pub Dt:	02/28/2013
Title:	INTEGRATED CIRCUITS THAT INCLUDE DEEP TRENCH CAPACITORS AND METHODS FOR THEIR FABRICATION

Patent #:	8513083	Issue Dt:	08/20/2013	Application #:	13218589	Filing Dt:	08/26/2011
Publication #:	US20130049164	Pub Dt:	02/28/2013
Title:	METHODS OF FORMING AN ANODE AND A CATHODE OF A SUBSTRATE DIODE BY PERFORMING ANGLED ION IMPLANTATION PROCESSES

Patent #:	8138015	Issue Dt:	03/20/2012	Application #:	13219801	Filing Dt:	08/29/2011
Publication #:	US20110312129	Pub Dt:	12/22/2011
Title:	INTERCONNECTION IN MULTI-CHIP WITH INTERPOSERS AND BRIDGES

Patent #:	8438520	Issue Dt:	05/07/2013	Application #:	13219813	Filing Dt:	08/29/2011
Publication #:	US20130054202	Pub Dt:	02/28/2013
Title:	EARLY DECOUPLING CAPACITOR OPTIMIZATION METHOD FOR HIERARCHICAL CIRCUIT DESIGN

Patent #:	8685858	Issue Dt:	04/01/2014	Application #:	13220816	Filing Dt:	08/30/2011
Publication #:	US20130049158	Pub Dt:	02/28/2013
Title:	FORMATION OF METAL NANOSPHERES AND MICROSPHERES

Patent #:	8900973	Issue Dt:	12/02/2014	Application #:	13221198	Filing Dt:	08/30/2011
Publication #:	US20130052801	Pub Dt:	02/28/2013
Title:	METHOD TO ENABLE COMPRESSIVELY STRAINED PFET CHANNEL IN A FINFET STRUCTURE BY IMPLANT AND THERMAL DIFFUSION

Patent #:	9012133	Issue Dt:	04/21/2015	Application #:	13221248	Filing Dt:	08/30/2011
Publication #:	US20130052593	Pub Dt:	02/28/2013
Title:	REMOVAL OF ALKALINE CRYSTAL DEFECTS IN LITHOGRAPHIC PATTERNING

Patent #:	8917104	Issue Dt:	12/23/2014	Application #:	13222306	Filing Dt:	08/31/2011
Publication #:	US20130049793	Pub Dt:	02/28/2013
Title:	ANALYZING EM PERFORMANCE DURING IC MANUFACTURING

Patent #:	NONE	Issue Dt:		Application #:	13222469	Filing Dt:	08/31/2011
Publication #:	US20130049199	Pub Dt:	02/28/2013
Title:	SILICIDATION OF DEVICE CONTACTS USING PRE-AMORPHIZATION IMPLANT OF SEMICONDUCTOR SUBSTRATE

Patent #:	8361829	Issue Dt:	01/29/2013	Application #:	13222790	Filing Dt:	08/31/2011
Title:	ON-CHIP RADIATION DOSIMETER

Patent #:	8516412	Issue Dt:	08/20/2013	Application #:	13222928	Filing Dt:	08/31/2011
Publication #:	US20130055176	Pub Dt:	02/28/2013
Title:	SOFT HIERARCHY-BASED PHYSICAL SYNTHESIS FOR LARGE-SCALE, HIGH-PERFORMANCE CIRCUITS

Patent #:	NONE	Issue Dt:		Application #:	13223016	Filing Dt:	08/31/2011
Publication #:	US20130049124	Pub Dt:	02/28/2013
Title:	MOSFET INTEGRATED CIRCUIT WITH IMPROVED SILICIDE THICKNESS UNIFORMITY AND METHODS FOR ITS MANUFACTURE

Patent #:	8434033	Issue Dt:	04/30/2013	Application #:	13223706	Filing Dt:	09/01/2011
Publication #:	US20130061185	Pub Dt:	03/07/2013
Title:	MASK ASSIGNMENT FOR MULTIPLE PATTERNING LITHOGRAPHY

Patent #:	8516403	Issue Dt:	08/20/2013	Application #:	13223844	Filing Dt:	09/01/2011
Publication #:	US20130061183	Pub Dt:	03/07/2013
Title:	Multiple Patterning Layout Decomposition for Ease of Conflict Removal

Patent #:	8761489	Issue Dt:	06/24/2014	Application #:	13223998	Filing Dt:	09/01/2011
Publication #:	US20130058559	Pub Dt:	03/07/2013
Title:	METHOD AND APPARATUS FOR CHARACTERIZING DISCONTINUITIES IN SEMICONDUCTOR DEVICES

Patent #:	8453075	Issue Dt:	05/28/2013	Application #:	13224402	Filing Dt:	09/02/2011
Publication #:	US20130061184	Pub Dt:	03/07/2013
Title:	AUTOMATED LITHOGRAPHIC HOT SPOT DETECTION EMPLOYING UNSUPERVISED TOPOLOGICAL IMAGE CATEGORIZATION

Patent #:	8642998	Issue Dt:	02/04/2014	Application #:	13224765	Filing Dt:	09/02/2011
Publication #:	US20120319085	Pub Dt:	12/20/2012
Title:	ARRAY OF QUANTUM SYSTEMS IN A CAVITY FOR QUANTUM COMPUTING

Patent #:	9379303	Issue Dt:	06/28/2016	Application #:	13224768	Filing Dt:	09/02/2011
Publication #:	US20120319684	Pub Dt:	12/20/2012
Title:	MODULAR ARRAY OF FIXED-COUPLING QUANTUM SYSTEMS FOR QUANTUM INFORMATION PROCESSING

Patent #:	8673462	Issue Dt:	03/18/2014	Application #:	13225320	Filing Dt:	09/02/2011
Publication #:	US20130057999	Pub Dt:	03/07/2013
Title:	LOW VISCOSITY ELECTROSTATIC DISCHARGE (ESD) DISSIPATING ADHESIVE SUBSTANTIALLY FREE OF AGGLOMERATES

Patent #:	8570079	Issue Dt:	10/29/2013	Application #:	13226557	Filing Dt:	09/07/2011
Publication #:	US20130057327	Pub Dt:	03/07/2013
Title:	REDUCING PHASE LOCKED LOOP PHASE LOCK TIME

Patent #:	8593226	Issue Dt:	11/26/2013	Application #:	13226650	Filing Dt:	09/07/2011
Publication #:	US20130057348	Pub Dt:	03/07/2013
Title:	TRANSIMPEDANCE AMPLIFIER

Patent #:	8692290	Issue Dt:	04/08/2014	Application #:	13226838	Filing Dt:	09/07/2011
Publication #:	US20130057991	Pub Dt:	03/07/2013
Title:	SILICON CONTROLLED RECTIFIER STRUCTURE WITH IMPROVED JUNCTION BREAKDOWN AND LEAKAGE CONTROL

Patent #:	8735972	Issue Dt:	05/27/2014	Application #:	13227554	Filing Dt:	09/08/2011
Publication #:	US20130062687	Pub Dt:	03/14/2013
Title:	SRAM CELL HAVING RECESSED STORAGE NODE CONNECTIONS AND METHOD OF FABRICATING SAME

Patent #:	8445345	Issue Dt:	05/21/2013	Application #:	13227750	Filing Dt:	09/08/2011
Publication #:	US20130062702	Pub Dt:	03/14/2013
Title:	CMOS STRUCTURE HAVING MULTIPLE THRESHOLD VOLTAGE DEVICES

Patent #:	NONE	Issue Dt:		Application #:	13228023	Filing Dt:	09/08/2011
Publication #:	US20130062732	Pub Dt:	03/14/2013
Title:	INTERCONNECT STRUCTURES WITH FUNCTIONAL COMPONENTS AND ELECTRICAL CONDUCTIVE CONTACT STRUCTURES ON A SAME LEVEL, AND METHODS FOR FABRICATION

Patent #:	8557097	Issue Dt:	10/15/2013	Application #:	13228491	Filing Dt:	09/09/2011
Publication #:	US20130062212	Pub Dt:	03/14/2013
Title:	EMBEDDING A NANOTUBE INSIDE A NANOPORE FOR DNA TRANSLOCATION

Patent #:	8916435	Issue Dt:	12/23/2014	Application #:	13228767	Filing Dt:	09/09/2011
Publication #:	US20130062677	Pub Dt:	03/14/2013
Title:	SELF-ALIGNED BOTTOM PLATE FOR METAL HIGH-K DIELECTRIC METAL INSULATOR METAL (MIM) EMBEDDED DYNAMIC RANDOM ACCESS MEMORY

Patent #:	8476743	Issue Dt:	07/02/2013	Application #:	13228857	Filing Dt:	09/09/2011
Publication #:	US20130062753	Pub Dt:	03/14/2013
Title:	C-RICH CARBON BORON NITRIDE DIELECTRIC FILMS FOR USE IN ELECTRONIC DEVICES

Patent #:	8642884	Issue Dt:	02/04/2014	Application #:	13228983	Filing Dt:	09/09/2011
Publication #:	US20130061903	Pub Dt:	03/14/2013
Title:	Heat Treatment Process and Photovoltaic Device Based on Said Process

Patent #:	8557647	Issue Dt:	10/15/2013	Application #:	13229154	Filing Dt:	09/09/2011
Publication #:	US20130065370	Pub Dt:	03/14/2013
Title:	METHOD FOR FABRICATING FIELD EFFECT TRANSISTOR DEVICES WITH HIGH-ASPECT RATIO MASK

Patent #:	8455292	Issue Dt:	06/04/2013	Application #:	13229440	Filing Dt:	09/09/2011
Publication #:	US20130065349	Pub Dt:	03/14/2013
Title:	DEPOSITION OF GERMANIUM FILM

Patent #:	8377781	Issue Dt:	02/19/2013	Application #:	13230083	Filing Dt:	09/12/2011
Publication #:	US20120003802	Pub Dt:	01/05/2012
Title:	TRANSISTOR WITH ASYMMETRIC SILICON GERMANIUM SOURCE REGION

Patent #:	8493113	Issue Dt:	07/23/2013	Application #:	13230371	Filing Dt:	09/12/2011
Publication #:	US20130063192	Pub Dt:	03/14/2013
Title:	PLL BANDWIDTH CORRECTION WITH OFFSET COMPENSATION

Patent #:	8717802	Issue Dt:	05/06/2014	Application #:	13230442	Filing Dt:	09/12/2011
Publication #:	US20120063195	Pub Dt:	03/15/2012
Title:	Reconfigurable Multi-level Sensing Scheme for Semiconductor Memories

Patent #:	8441131	Issue Dt:	05/14/2013	Application #:	13230457	Filing Dt:	09/12/2011
Publication #:	US20130062775	Pub Dt:	03/14/2013
Title:	Strain-Compensating Fill Patterns for Controlling Semiconductor Chip Package Interactions

100

Patent #:	NONE	Issue Dt:		Application #:	13230474	Filing Dt:	09/12/2011
Publication #:	US20130063735	Pub Dt:	03/14/2013
Title:	SELECTIVE PRINT

Assignor

WILMINGTON TRUST, NATIONAL ASSOCIATION

Exec Dt:

11/17/2020

Assignee

GLOBALFOUNDRIES U.S. INC.

440 STONE BREAK ROAD EXTENSION

MALTA, NEW YORK 12020

Correspondence name and address
	BENJAMIN PETERSEN
	1460 EL CAMINO REAL, 2ND FLOOR
	SHEARMAN & STERLING LLP
	MENLO PARK, CA 94025

Search Results as of: 05/09/2024 05:49 AM

If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6

Web interface last modified: August 25, 2017 v.2.6