|
|
Patent #:
|
|
Issue Dt:
|
12/03/2013
|
Application #:
|
13277767
|
Filing Dt:
|
10/20/2011
|
Publication #:
|
|
Pub Dt:
|
02/21/2013
| | | | |
Title:
|
METHOD TO REORDER (SHUFFLE) OPTICAL CABLE WAVEGUIDE LAYERS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/16/2013
|
Application #:
|
13277956
|
Filing Dt:
|
10/20/2011
|
Publication #:
|
|
Pub Dt:
|
04/25/2013
| | | | |
Title:
|
BULK FIN-FIELD EFFECT TRANSISTORS WITH WELL DEFINED ISOLATION
|
|
|
Patent #:
|
|
Issue Dt:
|
12/18/2012
|
Application #:
|
13278010
|
Filing Dt:
|
10/20/2011
|
Publication #:
|
|
Pub Dt:
|
02/16/2012
| | | | |
Title:
|
METHODS FOR FORMING ISOLATED FIN STRUCTURES ON BULK SEMICONDUCTOR MATERIAL
|
|
|
Patent #:
|
|
Issue Dt:
|
10/15/2013
|
Application #:
|
13278301
|
Filing Dt:
|
10/21/2011
|
Publication #:
|
|
Pub Dt:
|
04/25/2013
| | | | |
Title:
|
METHOD FOR CONTROLLING STRUCTURE HEIGHT
|
|
|
Patent #:
|
|
Issue Dt:
|
06/18/2013
|
Application #:
|
13279373
|
Filing Dt:
|
10/24/2011
|
Publication #:
|
|
Pub Dt:
|
04/25/2013
| | | | |
Title:
|
METHOD, SYSTEM AND PROGRAM STORAGE DEVICE FOR PERFORMING A PARAMETERIZED STATISTICAL STATIC TIMING ANALYSIS (SSTA) OF AN INTEGRATED CIRCUIT TAKING INTO ACCOUNT SETUP AND HOLD MARGIN INTERDEPENDENCE
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13279608
|
Filing Dt:
|
10/24/2011
|
Publication #:
|
|
Pub Dt:
|
04/25/2013
| | | | |
Title:
|
Methods and Circuits for Achieving Rational Fractional Drive Currents in Circuits Employing FinFET Devices
|
|
|
Patent #:
|
|
Issue Dt:
|
09/29/2015
|
Application #:
|
13279687
|
Filing Dt:
|
10/24/2011
|
Publication #:
|
|
Pub Dt:
|
04/25/2013
| | | | |
Title:
|
STACKED POWER SUPPLIES FOR INTEGRATED CIRCUIT DEVICES AND METHODS OF MAKING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
09/24/2013
|
Application #:
|
13280146
|
Filing Dt:
|
10/24/2011
|
Publication #:
|
|
Pub Dt:
|
05/03/2012
| | | | |
Title:
|
CONSTRAINT OPTIMIZATION OF SUB-NET LEVEL ROUTING IN ASIC DESIGN
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13280489
|
Filing Dt:
|
10/25/2011
|
Publication #:
|
|
Pub Dt:
|
04/25/2013
| | | | |
Title:
|
METHOD, SYSTEM AND PROGRAM STORAGE DEVICE FOR PRODUCTION PLANNING
|
|
|
Patent #:
|
|
Issue Dt:
|
07/15/2014
|
Application #:
|
13280666
|
Filing Dt:
|
10/25/2011
|
Publication #:
|
|
Pub Dt:
|
04/25/2013
| | | | |
Title:
|
METHODOLOGY AND APPARATUS FOR TUNING DRIVING CURRENT OF SEMICONDUCTOR TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/10/2014
|
Application #:
|
13280681
|
Filing Dt:
|
11/28/2011
|
Publication #:
|
|
Pub Dt:
|
05/30/2013
| | | | |
Title:
|
NOBLE GAS IMPLANTATION REGION IN TOP SILICON LAYER OF SEMICONDUCTOR-ON-INSULATOR SUBSTRATE
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13280848
|
Filing Dt:
|
10/25/2011
|
Publication #:
|
|
Pub Dt:
|
02/16/2012
| | | | |
Title:
|
SRAM BIT CELL WITH SELF-ALIGNED BIDIRECTIONAL LOCAL INTERCONNECTS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/12/2013
|
Application #:
|
13280881
|
Filing Dt:
|
10/25/2011
|
Publication #:
|
|
Pub Dt:
|
04/25/2013
| | | | |
Title:
|
METHODS OF FORMING BUMP STRUCTURES THAT INCLUDE A PROTECTION LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
03/18/2014
|
Application #:
|
13281105
|
Filing Dt:
|
10/25/2011
|
Publication #:
|
|
Pub Dt:
|
04/25/2013
| | | | |
Title:
|
METHODS OF FORMING CONDUCTIVE STRUCTURES IN DIELECTRIC LAYERS ON AN INTEGRATED CIRCUIT DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/05/2013
|
Application #:
|
13281236
|
Filing Dt:
|
10/25/2011
|
Publication #:
|
|
Pub Dt:
|
04/25/2013
| | | | |
Title:
|
REPLACEMENT GATE FABRICATION METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/17/2015
|
Application #:
|
13281732
|
Filing Dt:
|
10/26/2011
|
Publication #:
|
|
Pub Dt:
|
05/02/2013
| | | | |
Title:
|
LOW ENERGY ETCH PROCESS FOR NITROGEN-CONTAINING DIELECTRIC LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
12/23/2014
|
Application #:
|
13281749
|
Filing Dt:
|
10/26/2011
|
Publication #:
|
|
Pub Dt:
|
05/02/2013
| | | | |
Title:
|
HIGH FIDELITY PATTERNING EMPLOYING A FLUOROHYDROCARBON-CONTAINING POLYMER
|
|
|
Patent #:
|
|
Issue Dt:
|
08/19/2014
|
Application #:
|
13282123
|
Filing Dt:
|
10/26/2011
|
Publication #:
|
|
Pub Dt:
|
05/02/2013
| | | | |
Title:
|
SEMICONDUCTOR DEVICE INCLUDING IN WAFER INDUCTORS, RELATED METHOD AND DESIGN STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/07/2014
|
Application #:
|
13282224
|
Filing Dt:
|
10/26/2011
|
Publication #:
|
|
Pub Dt:
|
02/16/2012
| | | | |
Title:
|
LOW CAPACITANCE PRECISION RESISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
06/02/2015
|
Application #:
|
13282261
|
Filing Dt:
|
10/26/2011
|
Publication #:
|
|
Pub Dt:
|
05/02/2013
| | | | |
Title:
|
SRAM CELL WITH INDIVIDUAL ELECTRICAL DEVICE THRESHOLD CONTROL
|
|
|
Patent #:
|
|
Issue Dt:
|
05/12/2015
|
Application #:
|
13282299
|
Filing Dt:
|
10/26/2011
|
Publication #:
|
|
Pub Dt:
|
05/02/2013
| | | | |
Title:
|
SRAM CELL WITH INDIVIDUAL ELECTRICAL DEVICE THRESHOLD CONTROL
|
|
|
Patent #:
|
|
Issue Dt:
|
03/12/2013
|
Application #:
|
13283031
|
Filing Dt:
|
10/27/2011
|
Title:
|
ISOLATION IN CMOSFET DEVICES UTILIZING BURIED AIR BAGS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/21/2013
|
Application #:
|
13283103
|
Filing Dt:
|
10/27/2011
|
Publication #:
|
|
Pub Dt:
|
02/16/2012
| | | | |
Title:
|
Ribonucleic Acid Interference Molecules
|
|
|
Patent #:
|
|
Issue Dt:
|
06/16/2015
|
Application #:
|
13283305
|
Filing Dt:
|
10/27/2011
|
Publication #:
|
|
Pub Dt:
|
05/02/2013
| | | | |
Title:
|
DETECTION OF UNCHECKED SIGNALS IN CIRCUIT DESIGN VERIFICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
11/05/2013
|
Application #:
|
13283308
|
Filing Dt:
|
10/27/2011
|
Publication #:
|
|
Pub Dt:
|
05/02/2013
| | | | |
Title:
|
MOSFET WITH THIN SEMICONDUCTOR CHANNEL AND EMBEDDED STRESSOR WITH ENHANCED JUNCTION ISOLATION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/09/2012
|
Application #:
|
13283328
|
Filing Dt:
|
10/27/2011
|
Publication #:
|
|
Pub Dt:
|
02/16/2012
| | | | |
Title:
|
STRUCTURE HAVING SUBSTANTIALLY PARALLEL RESISTOR MATERIAL LENGTHS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/18/2013
|
Application #:
|
13284265
|
Filing Dt:
|
10/28/2011
|
Publication #:
|
|
Pub Dt:
|
05/02/2013
| | | | |
Title:
|
STARTUP AND PROTECTION CIRCUITRY FOR THIN OXIDE OUTPUT STAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/03/2014
|
Application #:
|
13285162
|
Filing Dt:
|
10/31/2011
|
Publication #:
|
|
Pub Dt:
|
05/02/2013
| | | | |
Title:
|
Recessed Single Crystalline Source and Drain For Semiconductor-On-Insulator Devices
|
|
|
Patent #:
|
|
Issue Dt:
|
10/30/2012
|
Application #:
|
13285282
|
Filing Dt:
|
10/31/2011
|
Title:
|
SELECTIVE THRESHOLD VOLTAGE IMPLANTS FOR LONG CHANNEL DEVICES
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13285380
|
Filing Dt:
|
10/31/2011
|
Publication #:
|
|
Pub Dt:
|
05/02/2013
| | | | |
Title:
|
Methods of Filling Voids in Copper Structures
|
|
|
Patent #:
|
|
Issue Dt:
|
07/15/2014
|
Application #:
|
13285443
|
Filing Dt:
|
10/31/2011
|
Publication #:
|
|
Pub Dt:
|
05/02/2013
| | | | |
Title:
|
FLATTENED SUBSTRATE SURFACE FOR SUBSTRATE BONDING
|
|
|
Patent #:
|
|
Issue Dt:
|
04/16/2013
|
Application #:
|
13286292
|
Filing Dt:
|
11/01/2011
|
Publication #:
|
|
Pub Dt:
|
05/02/2013
| | | | |
Title:
|
METHODS FOR FABRICATING INTEGRATED CIRCUITS WITH CONTROLLED P-CHANNEL THRESHOLD VOLTAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/29/2013
|
Application #:
|
13286394
|
Filing Dt:
|
11/01/2011
|
Publication #:
|
|
Pub Dt:
|
05/02/2013
| | | | |
Title:
|
GRAPHENE AND NANOTUBE/NANOWIRE TRANSISTOR WITH A SELF-ALIGNED GATE STRUCTURE ON TRANSPARENT SUBSTRATES AND METHOD OF MAKING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
07/15/2014
|
Application #:
|
13286490
|
Filing Dt:
|
11/01/2011
|
Publication #:
|
|
Pub Dt:
|
05/02/2013
| | | | |
Title:
|
DATA DE-DUPLICATION IN COMPUTER STORAGE SYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/03/2013
|
Application #:
|
13287170
|
Filing Dt:
|
11/02/2011
|
Publication #:
|
|
Pub Dt:
|
02/23/2012
| | | | |
Title:
|
SEA-OF-FINS STRUCTURE ON A SEMICONDUCTOR SUBSTRATE AND METHOD OF FABRICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
05/27/2014
|
Application #:
|
13287403
|
Filing Dt:
|
11/02/2011
|
Publication #:
|
|
Pub Dt:
|
05/02/2013
| | | | |
Title:
|
METHODS OF FORMING PFET DEVICES WITH DIFFERENT STRUCTURES AND PERFORMANCE CHARACTERISTICS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/05/2014
|
Application #:
|
13287466
|
Filing Dt:
|
11/02/2011
|
Publication #:
|
|
Pub Dt:
|
05/02/2013
| | | | |
Title:
|
METHODS OF EPITAXIALLY FORMING MATERIALS ON TRANSISTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/05/2014
|
Application #:
|
13287575
|
Filing Dt:
|
11/02/2011
|
Publication #:
|
|
Pub Dt:
|
05/02/2013
| | | | |
Title:
|
SEMICONDUCTOR STRUCTURE
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13287942
|
Filing Dt:
|
11/02/2011
|
Publication #:
|
|
Pub Dt:
|
05/02/2013
| | | | |
Title:
|
INDUCTOR WITH MULTIPLE POLYMERIC LAYERS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/26/2014
|
Application #:
|
13288541
|
Filing Dt:
|
11/03/2011
|
Publication #:
|
|
Pub Dt:
|
05/09/2013
| | | | |
Title:
|
Method and Apparatus for Simulating Gate Capacitance of a Tucked Transistor Device
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13288568
|
Filing Dt:
|
11/03/2011
|
Publication #:
|
|
Pub Dt:
|
05/09/2013
| | | | |
Title:
|
Method and Apparatus for Simulating Junction Capacitance of a Tucked Transistor Device
|
|
|
Patent #:
|
|
Issue Dt:
|
04/30/2013
|
Application #:
|
13288645
|
Filing Dt:
|
11/03/2011
|
Publication #:
|
|
Pub Dt:
|
05/09/2013
| | | | |
Title:
|
THREE-DIMENSIONAL (3D) INTEGRATED CIRCUIT WITH ENHANCED COPPER-TO-COPPER BONDING
|
|
|
Patent #:
|
|
Issue Dt:
|
05/14/2013
|
Application #:
|
13288686
|
Filing Dt:
|
11/03/2011
|
Publication #:
|
|
Pub Dt:
|
05/17/2012
| | | | |
Title:
|
CMOS IMAGER PHOTODIODE WITH ENHANCED CAPACITANCE
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13289122
|
Filing Dt:
|
11/04/2011
|
Publication #:
|
|
Pub Dt:
|
05/09/2013
| | | | |
Title:
|
Prevention of ILD Loss in Replacement Gate Technologies by Surface Treatmen
|
|
|
Patent #:
|
|
Issue Dt:
|
11/05/2013
|
Application #:
|
13289529
|
Filing Dt:
|
11/04/2011
|
Publication #:
|
|
Pub Dt:
|
03/01/2012
| | | | |
Title:
|
PROGRAMMABLE ELECTRICAL FUSE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/26/2014
|
Application #:
|
13290577
|
Filing Dt:
|
11/07/2011
|
Publication #:
|
|
Pub Dt:
|
05/09/2013
| | | | |
Title:
|
Use of Gas Cluster Ion Beam To Reduce Metal Void Formation In Interconnect Structures
|
|
|
Patent #:
|
|
Issue Dt:
|
10/16/2012
|
Application #:
|
13290634
|
Filing Dt:
|
11/07/2011
|
Publication #:
|
|
Pub Dt:
|
03/01/2012
| | | | |
Title:
|
SEMICONDUCTOR-ON-INSULATOR (SOI) STRUCTURES INCLUDING GRADIENT NITRIDED BURIED OXIDE (BOX)
|
|
|
Patent #:
|
|
Issue Dt:
|
07/08/2014
|
Application #:
|
13290824
|
Filing Dt:
|
11/07/2011
|
Publication #:
|
|
Pub Dt:
|
03/01/2012
| | | | |
Title:
|
SEMICONDUCTOR PACKAGE STRUCTURES HAVING LIQUID COOLER INTEGRATED WITH FIRST LEVEL CHIP PACKAGE MODULES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/28/2013
|
Application #:
|
13292585
|
Filing Dt:
|
11/09/2011
|
Publication #:
|
|
Pub Dt:
|
03/08/2012
| | | | |
Title:
|
INTEGRATED CIRCUIT TRANSFORMER DEVICES FOR ON-CHIP MILLIMETER-WAVE APPLICATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/14/2015
|
Application #:
|
13292629
|
Filing Dt:
|
11/09/2011
|
Publication #:
|
|
Pub Dt:
|
05/09/2013
| | | | |
Title:
|
RADIATION HARDENED MEMORY CELL AND DESIGN STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/09/2015
|
Application #:
|
13292729
|
Filing Dt:
|
11/09/2011
|
Publication #:
|
|
Pub Dt:
|
05/09/2013
| | | | |
Title:
|
TUNABLE FILTER STRUCTURES AND DESIGN STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/25/2014
|
Application #:
|
13293210
|
Filing Dt:
|
11/10/2011
|
Publication #:
|
|
Pub Dt:
|
05/16/2013
| | | | |
Title:
|
GATE STRUCTURES AND METHODS OF MANUFACTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/22/2013
|
Application #:
|
13293351
|
Filing Dt:
|
11/10/2011
|
Publication #:
|
|
Pub Dt:
|
06/14/2012
| | | | |
Title:
|
OPTIMIZED BUFFER PLACEMENT BASED ON TIMING AND CAPACITANCE ASSERTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/13/2015
|
Application #:
|
13293672
|
Filing Dt:
|
11/10/2011
|
Publication #:
|
|
Pub Dt:
|
05/16/2013
| | | | |
Title:
|
HYBRID PHOTORESIST COMPOSITION AND PATTERN FORMING METHOD USING THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
09/24/2013
|
Application #:
|
13294210
|
Filing Dt:
|
11/11/2011
|
Publication #:
|
|
Pub Dt:
|
05/16/2013
| | | | |
Title:
|
TEST PATH SELECTION AND TEST PROGRAM GENERATION FOR PERFORMANCE TESTING INTEGRATED CIRCUIT CHIPS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/16/2013
|
Application #:
|
13294220
|
Filing Dt:
|
11/11/2011
|
Publication #:
|
|
Pub Dt:
|
05/16/2013
| | | | |
Title:
|
DISPOSITION OF INTEGRATED CIRCUITS USING PERFORMANCE SORT RING OSCILLATOR AND PERFORMANCE PATH TESTING
|
|
|
Patent #:
|
|
Issue Dt:
|
08/11/2015
|
Application #:
|
13294603
|
Filing Dt:
|
11/11/2011
|
Publication #:
|
|
Pub Dt:
|
05/16/2013
| | | | |
Title:
|
INTEGRATED SEMICONDUCTOR DEVICES WITH SINGLE CRYSTALLINE BEAM, METHODS OF MANUFACTURE AND DESIGN STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/01/2013
|
Application #:
|
13294610
|
Filing Dt:
|
11/11/2011
|
Publication #:
|
|
Pub Dt:
|
05/16/2013
| | | | |
Title:
|
METHODS OF MANUFACTURING INTEGRATED SEMICONDUCTOR DEVICES WITH SINGLE CRYSTALLINE BEAM
|
|
|
Patent #:
|
|
Issue Dt:
|
01/14/2014
|
Application #:
|
13294615
|
Filing Dt:
|
11/11/2011
|
Publication #:
|
|
Pub Dt:
|
05/16/2013
| | | | |
Title:
|
INTEGRATED SEMICONDUCTOR DEVICES WITH AMORPHOUS SILICON BEAM, METHODS OF MANUFACTURE AND DESIGN STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/23/2014
|
Application #:
|
13294671
|
Filing Dt:
|
11/11/2011
|
Publication #:
|
|
Pub Dt:
|
05/16/2013
| | | | |
Title:
|
BIPOLAR JUNCTION TRANSISTOR WITH MULTIPLE EMITTER FINGERS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/30/2014
|
Application #:
|
13294697
|
Filing Dt:
|
11/11/2011
|
Publication #:
|
|
Pub Dt:
|
05/16/2013
| | | | |
Title:
|
PNP BIPOLAR JUNCTION TRANSISTOR FABRICATION USING SELECTIVE EPITAXY
|
|
|
Patent #:
|
|
Issue Dt:
|
01/06/2015
|
Application #:
|
13294731
|
Filing Dt:
|
11/11/2011
|
Publication #:
|
|
Pub Dt:
|
05/16/2013
| | | | |
Title:
|
JUNCTION FIELD-EFFECT TRANSISTOR WITH RAISED SOURCE AND DRAIN REGIONS FORMED BY SELECTIVE EPITAXY
|
|
|
Patent #:
|
|
Issue Dt:
|
10/28/2014
|
Application #:
|
13294760
|
Filing Dt:
|
11/11/2011
|
Publication #:
|
|
Pub Dt:
|
05/16/2013
| | | | |
Title:
|
SCHOTTKY BARRIER DIODES WITH A GUARD RING FORMED BY SELECTIVE EPITAXY
|
|
|
Patent #:
|
|
Issue Dt:
|
06/23/2015
|
Application #:
|
13295489
|
Filing Dt:
|
11/14/2011
|
Publication #:
|
|
Pub Dt:
|
05/16/2013
| | | | |
Title:
|
RETRIEVING ODD NET TOPOLOGY IN HIERARCHICAL CIRCUIT DESIGNS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/12/2013
|
Application #:
|
13295497
|
Filing Dt:
|
11/14/2011
|
Publication #:
|
|
Pub Dt:
|
05/16/2013
| | | | |
Title:
|
Methods of Controlling the Etching of Silicon Nitride Relative to Silicon Dioxide
|
|
|
Patent #:
|
|
Issue Dt:
|
12/31/2013
|
Application #:
|
13295677
|
Filing Dt:
|
11/14/2011
|
Publication #:
|
|
Pub Dt:
|
05/16/2013
| | | | |
Title:
|
AQUEOUS CERIUM-CONTAINING SOLUTION HAVING AN EXTENDED BATH LIFETIME FOR REMOVING MASK MATERIAL
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13296409
|
Filing Dt:
|
11/15/2011
|
Publication #:
|
|
Pub Dt:
|
05/16/2013
| | | | |
Title:
|
METHOD FOR CONTROLLING UNINTERRUPTIBLE AND PARALLEL POWER MODULES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/01/2013
|
Application #:
|
13296496
|
Filing Dt:
|
11/15/2011
|
Publication #:
|
|
Pub Dt:
|
05/16/2013
| | | | |
Title:
|
BIPOLAR TRANSISTOR WITH A COLLECTOR HAVING A PROTECTED OUTER EDGE PORTION FOR REDUCED BASED-COLLECTOR JUNCTION CAPACITANCE AND A METHOD OF FORMING THE TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
12/10/2013
|
Application #:
|
13297464
|
Filing Dt:
|
11/16/2011
|
Publication #:
|
|
Pub Dt:
|
05/16/2013
| | | | |
Title:
|
INTERFACE CONTROL IN A BIPOLAR JUNCTION TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
04/30/2013
|
Application #:
|
13297860
|
Filing Dt:
|
11/16/2011
|
Publication #:
|
|
Pub Dt:
|
03/15/2012
| | | | |
Title:
|
METAL CAP LAYER WITH ENHANCED ETCH RESISTIVITY FOR COPPER-BASED METAL REGIONS IN SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/13/2013
|
Application #:
|
13298183
|
Filing Dt:
|
11/16/2011
|
Publication #:
|
|
Pub Dt:
|
05/16/2013
| | | | |
Title:
|
METAL PAD STRUCTURE FOR THICKNESS ENHANCEMENT OF POLYMER USED IN ELECTRICAL INTERCONNECTION OF SEMICONDUCTOR DIE TO SEMICONDUCTOR CHIP PACKAGE SUBSTRATE WITH SOLDER BUMP
|
|
|
Patent #:
|
|
Issue Dt:
|
04/22/2014
|
Application #:
|
13298587
|
Filing Dt:
|
11/17/2011
|
Publication #:
|
|
Pub Dt:
|
05/23/2013
| | | | |
Title:
|
MEMORY SYSTEM WITH DYNAMIC REFRESHING
|
|
|
Patent #:
|
|
Issue Dt:
|
07/28/2015
|
Application #:
|
13298661
|
Filing Dt:
|
11/17/2011
|
Publication #:
|
|
Pub Dt:
|
05/23/2013
| | | | |
Title:
|
Redundant Via Structure For Metal Fuse Applications
|
|
|
Patent #:
|
|
Issue Dt:
|
06/18/2013
|
Application #:
|
13298783
|
Filing Dt:
|
11/17/2011
|
Publication #:
|
|
Pub Dt:
|
05/23/2013
| | | | |
Title:
|
SELECTIVE PARTIAL GATE STACK FOR IMPROVED DEVICE ISOLATION
|
|
|
Patent #:
|
|
Issue Dt:
|
12/24/2013
|
Application #:
|
13299573
|
Filing Dt:
|
11/18/2011
|
Publication #:
|
|
Pub Dt:
|
05/23/2013
| | | | |
Title:
|
LINER-FREE TUNGSTEN CONTACT
|
|
|
Patent #:
|
|
Issue Dt:
|
07/28/2015
|
Application #:
|
13300120
|
Filing Dt:
|
11/18/2011
|
Publication #:
|
|
Pub Dt:
|
05/23/2013
| | | | |
Title:
|
SCATTEROMETRY MEASUREMENT OF LINE EDGE ROUGHNESS IN THE BRIGHT FIELD
|
|
|
Patent #:
|
|
Issue Dt:
|
08/19/2014
|
Application #:
|
13300146
|
Filing Dt:
|
11/18/2011
|
Publication #:
|
|
Pub Dt:
|
05/23/2013
| | | | |
Title:
|
GERMANIUM OXIDE FREE ATOMIC LAYER DEPOSITION OF SILICON OXIDE AND HIGH-K GATE DIELECTRIC ON GERMANIUM CONTAINING CHANNEL FOR CMOS DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/19/2016
|
Application #:
|
13300913
|
Filing Dt:
|
11/21/2011
|
Publication #:
|
|
Pub Dt:
|
03/15/2012
| | | | |
Title:
|
3-D Integrated Semiconductor Device Comprising Intermediate Heat Spreading Capabilities
|
|
|
Patent #:
|
|
Issue Dt:
|
10/22/2013
|
Application #:
|
13301107
|
Filing Dt:
|
11/21/2011
|
Publication #:
|
|
Pub Dt:
|
05/23/2013
| | | | |
Title:
|
NETWORK FLOW BASED DATAPATH BIT SLICING
|
|
|
Patent #:
|
|
Issue Dt:
|
02/05/2013
|
Application #:
|
13301360
|
Filing Dt:
|
11/21/2011
|
Publication #:
|
|
Pub Dt:
|
03/29/2012
| | | | |
Title:
|
STRAINED THIN BODY SEMICONDUCTOR-ON-INSULATOR SUBSTRATE AND DEVICE
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13301981
|
Filing Dt:
|
11/22/2011
|
Publication #:
|
|
Pub Dt:
|
05/23/2013
| | | | |
Title:
|
Patterning of Sensitive Metal-Containing Layers With Superior Mask Material Adhesion by Providing a Modified Surface Layer
|
|
|
Patent #:
|
|
Issue Dt:
|
03/18/2014
|
Application #:
|
13302168
|
Filing Dt:
|
11/22/2011
|
Publication #:
|
|
Pub Dt:
|
03/15/2012
| | | | |
Title:
|
SEMICONDUCTOR STRUCTURE HAVING VIAS AND HIGH DENSITY CAPACITORS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/28/2013
|
Application #:
|
13302350
|
Filing Dt:
|
11/22/2011
|
Publication #:
|
|
Pub Dt:
|
05/23/2013
| | | | |
Title:
|
METHOD, SYSTEM AND PROGRAM STORAGE DEVICE FOR GENERATING ACCURATE PERFORMANCE TARGETS FOR ACTIVE SEMICONDUCTOR DEVICES DURING NEW TECHNOLOGY NODE DEVELOPMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
06/09/2015
|
Application #:
|
13303248
|
Filing Dt:
|
11/23/2011
|
Publication #:
|
|
Pub Dt:
|
05/23/2013
| | | | |
Title:
|
HETEROJUNCTION BIPOLAR TRANSISTOR WITH EPITAXIAL EMITTER STACK TO IMPROVE VERTICAL SCALING
|
|
|
Patent #:
|
|
Issue Dt:
|
12/16/2014
|
Application #:
|
13303486
|
Filing Dt:
|
11/23/2011
|
Publication #:
|
|
Pub Dt:
|
05/23/2013
| | | | |
Title:
|
INTEGRATING ACTIVE MATRIX INORGANIC LIGHT EMITTING DIODES FOR DISPLAY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/05/2013
|
Application #:
|
13304772
|
Filing Dt:
|
11/28/2011
|
Publication #:
|
|
Pub Dt:
|
05/30/2013
| | | | |
Title:
|
TOP CORNER ROUNDING OF DAMASCENE WIRE FOR INSULATOR CRACK SUPPRESSION
|
|
|
Patent #:
|
|
Issue Dt:
|
07/23/2013
|
Application #:
|
13305156
|
Filing Dt:
|
11/28/2011
|
Publication #:
|
|
Pub Dt:
|
05/30/2013
| | | | |
Title:
|
PARTITIONING AND SCHEDULING UNIFORM OPERATOR LOGIC TREES FOR HARDWARE ACCELERATORS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/15/2013
|
Application #:
|
13305303
|
Filing Dt:
|
11/28/2011
|
Publication #:
|
|
Pub Dt:
|
05/30/2013
| | | | |
Title:
|
METHODS OF PATTERNING FEATURES IN A STRUCTURE USING MULTIPLE SIDEWALL IMAGE TRANSFER TECHNIQUE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/11/2012
|
Application #:
|
13305449
|
Filing Dt:
|
11/28/2011
|
Publication #:
|
|
Pub Dt:
|
03/22/2012
| | | | |
Title:
|
METHODS FOR FABRICATING A SEMICONDUCTOR DEVICE HAVING DECREASED CONTACT RESISTANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/29/2014
|
Application #:
|
13305482
|
Filing Dt:
|
11/28/2011
|
Publication #:
|
|
Pub Dt:
|
05/30/2013
| | | | |
Title:
|
MESH PLANES WITH ALTERNATING SPACES FOR MULTI-LAYERED CERAMIC PACKAGES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/26/2015
|
Application #:
|
13305967
|
Filing Dt:
|
11/29/2011
|
Publication #:
|
|
Pub Dt:
|
05/30/2013
| | | | |
Title:
|
DYNAMICALLY LIMITING ENERGY CONSUMED BY COOLING APPARATUS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/23/2015
|
Application #:
|
13306365
|
Filing Dt:
|
11/29/2011
|
Publication #:
|
|
Pub Dt:
|
05/30/2013
| | | | |
Title:
|
USAGE-BASED TEMPORAL DEGRADATION ESTIMATION FOR MEMORY ELEMENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/24/2013
|
Application #:
|
13306488
|
Filing Dt:
|
11/29/2011
|
Publication #:
|
|
Pub Dt:
|
05/30/2013
| | | | |
Title:
|
METHOD OF MANUFACTURING BACK GATE TRIGGERED SILICON CONTROLLED RECTIFIERS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/22/2013
|
Application #:
|
13306621
|
Filing Dt:
|
11/29/2011
|
Publication #:
|
|
Pub Dt:
|
05/30/2013
| | | | |
Title:
|
SELF-LIMITING OXYGEN SEAL FOR HIGH-K DIELECTRIC AND DESIGN STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/27/2014
|
Application #:
|
13306702
|
Filing Dt:
|
11/29/2011
|
Publication #:
|
|
Pub Dt:
|
05/30/2013
| | | | |
Title:
|
METHODS FOR FORMING SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/26/2013
|
Application #:
|
13307079
|
Filing Dt:
|
11/30/2011
|
Publication #:
|
|
Pub Dt:
|
05/30/2013
| | | | |
Title:
|
PATTERNING METHOD FOR FABRICATION OF A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/17/2013
|
Application #:
|
13307412
|
Filing Dt:
|
11/30/2011
|
Publication #:
|
|
Pub Dt:
|
05/30/2013
| | | | |
Title:
|
BIPOLAR TRANSISTOR WITH A RAISED COLLECTOR PEDESTAL FOR REDUCED CAPACITANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/13/2013
|
Application #:
|
13307787
|
Filing Dt:
|
11/30/2011
|
Publication #:
|
|
Pub Dt:
|
05/30/2013
| | | | |
Title:
|
LOW RESISTANCE EMBEDDED STRAP FOR A TRENCH CAPACITOR
|
|
|
Patent #:
|
|
Issue Dt:
|
02/04/2014
|
Application #:
|
13307874
|
Filing Dt:
|
11/30/2011
|
Publication #:
|
|
Pub Dt:
|
05/30/2013
| | | | |
Title:
|
POLYSILICON/METAL CONTACT RESISTANCE IN DEEP TRENCH
|
|
|
Patent #:
|
|
Issue Dt:
|
02/04/2014
|
Application #:
|
13308974
|
Filing Dt:
|
12/01/2011
|
Publication #:
|
|
Pub Dt:
|
06/06/2013
| | | | |
Title:
|
N-DOPANT FOR CARBON NANOTUBES AND GRAPHENE
|
|