|
|
Patent #:
|
|
Issue Dt:
|
05/26/2015
|
Application #:
|
13676483
|
Filing Dt:
|
11/14/2012
|
Publication #:
|
|
Pub Dt:
|
05/15/2014
| | | | |
Title:
|
REPLACEMENT METAL GATE STRUCTURE FOR CMOS DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/09/2014
|
Application #:
|
13676817
|
Filing Dt:
|
11/14/2012
|
Publication #:
|
|
Pub Dt:
|
05/15/2014
| | | | |
Title:
|
COMPENSATION FOR A CHARGE IN A SILICON SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/08/2014
|
Application #:
|
13676927
|
Filing Dt:
|
11/14/2012
|
Publication #:
|
|
Pub Dt:
|
05/15/2014
| | | | |
Title:
|
FIELD EFFECT TRANSISTOR DEVICES WITH DOPANT FREE CHANNELS AND BACK GATES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/11/2014
|
Application #:
|
13677373
|
Filing Dt:
|
11/15/2012
|
Title:
|
ELASTIC MODULUS MAPPING OF AN INTEGRATED CIRCUIT CHIP IN A CHIP/DEVICE PACKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/19/2016
|
Application #:
|
13677542
|
Filing Dt:
|
11/15/2012
|
Publication #:
|
|
Pub Dt:
|
04/17/2014
| | | | |
Title:
|
System for Wafer Quality Predictive Modeling based on Multi-Source Information with Heterogeneous Relatedness
|
|
|
Patent #:
|
|
Issue Dt:
|
06/16/2015
|
Application #:
|
13677610
|
Filing Dt:
|
11/15/2012
|
Publication #:
|
|
Pub Dt:
|
05/15/2014
| | | | |
Title:
|
ON-CHIP DIODE WITH FULLY DEPLETED SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/23/2014
|
Application #:
|
13677647
|
Filing Dt:
|
11/15/2012
|
Publication #:
|
|
Pub Dt:
|
05/15/2014
| | | | |
Title:
|
CO-INTEGRATION OF ELEMENTAL SEMICONDUCTOR DEVICES AND COMPOUND SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13677651
|
Filing Dt:
|
11/15/2012
|
Publication #:
|
|
Pub Dt:
|
05/15/2014
| | | | |
Title:
|
INTEGRATED CIRCUITS AND METHODS FOR FABRICATING INTEGRATED CIRCUITS WITH SALICIDE CONTACTS ON NON-PLANAR SOURCE/DRAIN REGIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/07/2014
|
Application #:
|
13677863
|
Filing Dt:
|
11/15/2012
|
Title:
|
SELF-FORMATION OF HIGH-DENSITY DEFECT-FREE AND ALIGNED NANOSTRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/08/2015
|
Application #:
|
13677908
|
Filing Dt:
|
11/15/2012
|
Publication #:
|
|
Pub Dt:
|
05/01/2014
| | | | |
Title:
|
BACK-END TRANSISTORS WITH HIGHLY DOPED LOW-TEMPERATURE CONTACTS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/02/2015
|
Application #:
|
13677954
|
Filing Dt:
|
11/15/2012
|
Publication #:
|
|
Pub Dt:
|
05/15/2014
| | | | |
Title:
|
DUAL PHASE GALLIUM NITRIDE MATERIAL FORMATION ON (100) SILICON
|
|
|
Patent #:
|
|
Issue Dt:
|
08/04/2015
|
Application #:
|
13677997
|
Filing Dt:
|
11/15/2012
|
Publication #:
|
|
Pub Dt:
|
05/15/2014
| | | | |
Title:
|
SELECTIVE GALLIUM NITRIDE REGROWTH ON (100) SILICON
|
|
|
Patent #:
|
|
Issue Dt:
|
02/24/2015
|
Application #:
|
13678011
|
Filing Dt:
|
11/15/2012
|
Publication #:
|
|
Pub Dt:
|
05/15/2014
| | | | |
Title:
|
METHODS FOR FABRICATING INTEGRATED CIRCUITS INCLUDING SEMICONDUCTIVE RESISTOR STRUCTURES IN A FINFET ARCHITECTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/24/2015
|
Application #:
|
13678054
|
Filing Dt:
|
11/15/2012
|
Publication #:
|
|
Pub Dt:
|
05/15/2014
| | | | |
Title:
|
SEMICONDUCTOR STRUCTURE INCLUDING A SEMICONDUCTOR-ON-INSULATOR REGION AND A BULK REGION, AND METHOD FOR THE FORMATION THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
12/02/2014
|
Application #:
|
13678111
|
Filing Dt:
|
11/15/2012
|
Publication #:
|
|
Pub Dt:
|
04/17/2014
| | | | |
Title:
|
EXTREMELY THIN SEMICONDUCTOR-ON-INSULATOR WITH BACK GATE CONTACT
|
|
|
Patent #:
|
|
Issue Dt:
|
09/16/2014
|
Application #:
|
13678124
|
Filing Dt:
|
11/15/2012
|
Publication #:
|
|
Pub Dt:
|
05/15/2014
| | | | |
Title:
|
SOURCE AND DRAIN DOPING USING DOPED RAISED SOURCE AND DRAIN REGIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/12/2013
|
Application #:
|
13679115
|
Filing Dt:
|
11/16/2012
|
Title:
|
BLOCK MASK DECOMPOSITION FOR MITIGATING CORNER ROUNDING
|
|
|
Patent #:
|
|
Issue Dt:
|
02/18/2014
|
Application #:
|
13679222
|
Filing Dt:
|
11/16/2012
|
Title:
|
STRAINED SIGE NANOWIRE HAVING (111)-ORIENTED SIDEWALLS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/09/2015
|
Application #:
|
13679284
|
Filing Dt:
|
11/16/2012
|
Publication #:
|
|
Pub Dt:
|
05/22/2014
| | | | |
Title:
|
LOCAL TAILORING OF FINGERS IN MULTI-FINGER FIN FIELD EFFECT TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/04/2014
|
Application #:
|
13679357
|
Filing Dt:
|
11/16/2012
|
Publication #:
|
|
Pub Dt:
|
03/21/2013
| | | | |
Title:
|
SCHOTTKY BARRIER DIODE AND METHOD OF FORMING A SCHOTTKY BARRIER DIODE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/07/2015
|
Application #:
|
13680257
|
Filing Dt:
|
11/19/2012
|
Publication #:
|
|
Pub Dt:
|
05/22/2014
| | | | |
Title:
|
METHOD TO IMPROVE RELIABILITY OF REPLACEMENT GATE DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/2014
|
Application #:
|
13680560
|
Filing Dt:
|
11/19/2012
|
Title:
|
METAL GATE STRUCTURES FOR CMOS TRANSISTOR DEVICES HAVING REDUCED PARASITIC CAPACITANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/08/2014
|
Application #:
|
13680775
|
Filing Dt:
|
11/19/2012
|
Publication #:
|
|
Pub Dt:
|
05/22/2014
| | | | |
Title:
|
DIRECT CURRENT CIRCUIT ANALYSIS BASED CLOCK NETWORK DESIGN
|
|
|
Patent #:
|
|
Issue Dt:
|
09/02/2014
|
Application #:
|
13681761
|
Filing Dt:
|
11/20/2012
|
Publication #:
|
|
Pub Dt:
|
05/22/2014
| | | | |
Title:
|
DENSE FINFET SRAM
|
|
|
Patent #:
|
|
Issue Dt:
|
08/26/2014
|
Application #:
|
13682056
|
Filing Dt:
|
11/20/2012
|
Publication #:
|
|
Pub Dt:
|
05/22/2014
| | | | |
Title:
|
POLYGON RECOVERY FOR VLSI MASK CORRECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/08/2013
|
Application #:
|
13682108
|
Filing Dt:
|
11/20/2012
|
Publication #:
|
|
Pub Dt:
|
03/28/2013
| | | | |
Title:
|
FIELD EFFECT TRANSISTOR WITH ASYMMETRIC ABRUPT JUNCTION IMPLANT
|
|
|
Patent #:
|
|
Issue Dt:
|
01/28/2014
|
Application #:
|
13682184
|
Filing Dt:
|
11/20/2012
|
Publication #:
|
|
Pub Dt:
|
04/25/2013
| | | | |
Title:
|
ENHANCING INVESTIGATION OF VARIABILITY BY INCLUSION OF SIMILAR OBJECTS WITH KNOWN DIFFERENCES TO THE ORIGINAL ONES
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13682326
|
Filing Dt:
|
11/20/2012
|
Publication #:
|
|
Pub Dt:
|
05/22/2014
| | | | |
Title:
|
SANDWICHED DIFFUSION BARRIER AND METAL LINER FOR AN INTERCONNECT STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/06/2014
|
Application #:
|
13682769
|
Filing Dt:
|
11/21/2012
|
Publication #:
|
|
Pub Dt:
|
05/22/2014
| | | | |
Title:
|
FINFET FORMATION USING DOUBLE PATTERNING MEMORIZATION
|
|
|
Patent #:
|
|
Issue Dt:
|
04/26/2016
|
Application #:
|
13683508
|
Filing Dt:
|
11/21/2012
|
Publication #:
|
|
Pub Dt:
|
05/22/2014
| | | | |
Title:
|
POWER-SCALABLE SKEW COMPENSATION IN SOURCE-SYNCHRONOUS PARALLEL INTERFACES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/01/2014
|
Application #:
|
13684695
|
Filing Dt:
|
11/26/2012
|
Publication #:
|
|
Pub Dt:
|
05/15/2014
| | | | |
Title:
|
FIELD EFFECT TRANSISTOR DEVICES WITH DOPANT FREE CHANNELS AND BACK GATES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/24/2015
|
Application #:
|
13684818
|
Filing Dt:
|
11/26/2012
|
Publication #:
|
|
Pub Dt:
|
05/29/2014
| | | | |
Title:
|
FIN ISOLATION IN MULTI-GATE FIELD EFFECT TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/03/2015
|
Application #:
|
13684842
|
Filing Dt:
|
11/26/2012
|
Publication #:
|
|
Pub Dt:
|
05/29/2014
| | | | |
Title:
|
DUMMY FIN FORMATION BY GAS CLUSTER ION BEAM
|
|
|
Patent #:
|
|
Issue Dt:
|
06/10/2014
|
Application #:
|
13684869
|
Filing Dt:
|
11/26/2012
|
Publication #:
|
|
Pub Dt:
|
05/29/2014
| | | | |
Title:
|
REPLACEMENT METAL GATE TRANSISTORS USING BI-LAYER HARDMASK
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13684871
|
Filing Dt:
|
11/26/2012
|
Publication #:
|
|
Pub Dt:
|
05/29/2014
| | | | |
Title:
|
METHODS OF FORMING GRAPHENE LINERS AND/OR CAP LAYERS ON COPPER-BASED CONDUCTIVE STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/21/2013
|
Application #:
|
13685077
|
Filing Dt:
|
11/26/2012
|
Publication #:
|
|
Pub Dt:
|
04/04/2013
| | | | |
Title:
|
MULTILEVEL PROGRAMMING OF PHASE CHANGE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
05/21/2013
|
Application #:
|
13685113
|
Filing Dt:
|
11/26/2012
|
Publication #:
|
|
Pub Dt:
|
03/28/2013
| | | | |
Title:
|
MULTILEVEL PROGRAMMING OF PHASE CHANGE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
06/16/2015
|
Application #:
|
13685733
|
Filing Dt:
|
11/27/2012
|
Publication #:
|
|
Pub Dt:
|
05/29/2014
| | | | |
Title:
|
Finfet Semiconductor Device Having Increased Gate Height Control
|
|
|
Patent #:
|
|
Issue Dt:
|
04/15/2014
|
Application #:
|
13685735
|
Filing Dt:
|
11/27/2012
|
Title:
|
LOCALLY ISOLATED PROTECTED BULK FINFET SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/16/2014
|
Application #:
|
13685779
|
Filing Dt:
|
11/27/2012
|
Publication #:
|
|
Pub Dt:
|
05/29/2014
| | | | |
Title:
|
SYSTEM AND METHOD OF REDUCING TEST TIME VIA ADDRESS AWARE BIST CIRCUITRY
|
|
|
Patent #:
|
|
Issue Dt:
|
07/08/2014
|
Application #:
|
13686203
|
Filing Dt:
|
11/27/2012
|
Publication #:
|
|
Pub Dt:
|
05/29/2014
| | | | |
Title:
|
TRENCH SILICIDE MASK GENERATION USING DESIGNATED TRENCH TRANSFER AND TRENCH BLOCK REGIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/14/2014
|
Application #:
|
13686263
|
Filing Dt:
|
11/27/2012
|
Publication #:
|
|
Pub Dt:
|
04/04/2013
| | | | |
Title:
|
METHOD OF MANUFACTURING COMPLIMENTARY METAL-INSULATOR-METAL (MIM) CAPACITORS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/23/2014
|
Application #:
|
13686377
|
Filing Dt:
|
11/27/2012
|
Publication #:
|
|
Pub Dt:
|
05/29/2014
| | | | |
Title:
|
PACKAGE STRUCTURES TO IMPROVE ON-CHIP ANTENNA PERFORMANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/25/2014
|
Application #:
|
13686624
|
Filing Dt:
|
11/27/2012
|
Title:
|
AUTOMATED SYNTHESIS OF HIGH-PERFORMANCE TWO OPERAND BINARY PARALLEL PREFIX ADDER
|
|
|
Patent #:
|
|
Issue Dt:
|
06/09/2015
|
Application #:
|
13686969
|
Filing Dt:
|
11/28/2012
|
Publication #:
|
|
Pub Dt:
|
05/29/2014
| | | | |
Title:
|
DOUBLE DENSITY SEMICONDUCTOR FINS AND METHOD OF FABRICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
01/07/2014
|
Application #:
|
13687240
|
Filing Dt:
|
11/28/2012
|
Publication #:
|
|
Pub Dt:
|
05/16/2013
| | | | |
Title:
|
METHOD FOR FORMING AND STRUCTURE OF A RECESSED SOURCE/DRAIN STRAP FOR A MUGFET
|
|
|
Patent #:
|
|
Issue Dt:
|
03/10/2015
|
Application #:
|
13687314
|
Filing Dt:
|
11/28/2012
|
Publication #:
|
|
Pub Dt:
|
05/15/2014
| | | | |
Title:
|
CO-INTEGRATION OF ELEMENTAL SEMICONDUCTOR DEVICES AND COMPOUND SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/12/2014
|
Application #:
|
13687355
|
Filing Dt:
|
11/28/2012
|
Publication #:
|
|
Pub Dt:
|
05/29/2014
| | | | |
Title:
|
METHODS OF FORMING REPLACEMENT GATE STRUCTURES FOR NFET SEMICONDUCTOR DEVICES AND DEVICES HAVING SUCH GATE STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/09/2014
|
Application #:
|
13687877
|
Filing Dt:
|
11/28/2012
|
Publication #:
|
|
Pub Dt:
|
04/04/2013
| | | | |
Title:
|
RESTRICTED STRESS REGIONS FORMED IN THE CONTACT LEVEL OF A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13688258
|
Filing Dt:
|
11/29/2012
|
Publication #:
|
|
Pub Dt:
|
05/29/2014
| | | | |
Title:
|
METHOD OF FORMING SEMICONDUCTOR FINS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/18/2014
|
Application #:
|
13688259
|
Filing Dt:
|
11/29/2012
|
Publication #:
|
|
Pub Dt:
|
05/29/2014
| | | | |
Title:
|
SEMICONDUCTOR DEVICE HAVING A METAL GATE RECESS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/26/2013
|
Application #:
|
13688879
|
Filing Dt:
|
11/29/2012
|
Publication #:
|
|
Pub Dt:
|
04/11/2013
| | | | |
Title:
|
CHROMELESS PHASE-SHIFTING PHOTOMASK WITH UNDERCUT RIM-SHIFTING ELEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
06/03/2014
|
Application #:
|
13689052
|
Filing Dt:
|
11/29/2012
|
Publication #:
|
|
Pub Dt:
|
05/08/2014
| | | | |
Title:
|
MAGNETORESISTIVE RANDOM ACCESS MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
09/06/2016
|
Application #:
|
13689090
|
Filing Dt:
|
11/29/2012
|
Publication #:
|
|
Pub Dt:
|
05/29/2014
| | | | |
Title:
|
LIGHT ACTIVATED TEST CONNECTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/10/2015
|
Application #:
|
13689437
|
Filing Dt:
|
11/29/2012
|
Publication #:
|
|
Pub Dt:
|
05/29/2014
| | | | |
Title:
|
STRUCTURED PLACEMENT OF LATCHES/FLIP-FLOPS TO MINIMIZE CLOCK POWER IN HIGH-PERFORMANCE DESIGNS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/26/2014
|
Application #:
|
13689838
|
Filing Dt:
|
11/30/2012
|
Publication #:
|
|
Pub Dt:
|
06/05/2014
| | | | |
Title:
|
HETEROJUNCTION BIPOLAR TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
04/08/2014
|
Application #:
|
13689839
|
Filing Dt:
|
11/30/2012
|
Title:
|
METHODS FOR FABRICATING INTEGRATED CIRCUITS HAVING LOW RESISTANCE DEVICE CONTACTS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/15/2014
|
Application #:
|
13689844
|
Filing Dt:
|
11/30/2012
|
Publication #:
|
|
Pub Dt:
|
06/05/2014
| | | | |
Title:
|
METHODS FOR FABRICATING INTEGRATED CIRCUITS HAVING LOW RESISTANCE METAL GATE STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/06/2015
|
Application #:
|
13689924
|
Filing Dt:
|
11/30/2012
|
Publication #:
|
|
Pub Dt:
|
06/05/2014
| | | | |
Title:
|
UNIFORM FINFET GATE HEIGHT
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13689936
|
Filing Dt:
|
11/30/2012
|
Publication #:
|
|
Pub Dt:
|
06/05/2014
| | | | |
Title:
|
SEMICONDUCTOR DEVICE WITH A SILICON DIOXIDE GATE INSULATION LAYER IMPLANTED WITH A RARE EARTH ELEMENT AND METHODS OF MAKING SUCH A DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/09/2014
|
Application #:
|
13689948
|
Filing Dt:
|
11/30/2012
|
Publication #:
|
|
Pub Dt:
|
06/05/2014
| | | | |
Title:
|
UNIFORM FINFET GATE HEIGHT
|
|
|
Patent #:
|
|
Issue Dt:
|
02/17/2015
|
Application #:
|
13689979
|
Filing Dt:
|
11/30/2012
|
Publication #:
|
|
Pub Dt:
|
06/05/2014
| | | | |
Title:
|
NOVEL CONTACT STRUCTURE FOR A SEMICONDUCTOR DEVICE AND METHODS OF MAKING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
02/03/2015
|
Application #:
|
13690209
|
Filing Dt:
|
11/30/2012
|
Publication #:
|
|
Pub Dt:
|
06/05/2014
| | | | |
Title:
|
TECHNIQUES FOR ROUTING SIGNAL WIRES IN AN INTEGRATED CIRCUIT DESIGN
|
|
|
Patent #:
|
|
Issue Dt:
|
02/03/2015
|
Application #:
|
13690240
|
Filing Dt:
|
11/30/2012
|
Publication #:
|
|
Pub Dt:
|
06/05/2014
| | | | |
Title:
|
Semiconductor Device Having SSOI Substrate with Relaxed Tensile Stress
|
|
|
Patent #:
|
|
Issue Dt:
|
05/12/2015
|
Application #:
|
13690867
|
Filing Dt:
|
11/30/2012
|
Publication #:
|
|
Pub Dt:
|
06/05/2014
| | | | |
Title:
|
SEMICONDUCTOR DEVICE WITH REPLACEMENT METAL GATE AND METHOD FOR SELECTIVE DEPOSITION OF MATERIAL FOR REPLACEMENT METAL GATE
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13690871
|
Filing Dt:
|
11/30/2012
|
Publication #:
|
|
Pub Dt:
|
06/05/2014
| | | | |
Title:
|
METHODS, SYSTEMS AND COMPUTER PROGRAM STORAGE DEVICES FOR GENERATING A FLOODING FORECAST
|
|
|
Patent #:
|
|
Issue Dt:
|
08/18/2015
|
Application #:
|
13691129
|
Filing Dt:
|
11/30/2012
|
Publication #:
|
|
Pub Dt:
|
04/11/2013
| | | | |
Title:
|
MULTI COMPONENT DIELECTRIC LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
08/26/2014
|
Application #:
|
13692069
|
Filing Dt:
|
12/03/2012
|
Publication #:
|
|
Pub Dt:
|
06/05/2014
| | | | |
Title:
|
INDUCING CHANNEL STRESS IN SEMICONDUCTOR-ON-INSULATOR DEVICES BY BASE SUBSTRATE OXIDATION
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13692144
|
Filing Dt:
|
12/03/2012
|
Publication #:
|
|
Pub Dt:
|
06/05/2014
| | | | |
Title:
|
FIN FIELD EFFECT TRANSISTORS INCLUDING COMPLIMENTARILY STRESSED CHANNELS
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13692162
|
Filing Dt:
|
12/03/2012
|
Publication #:
|
|
Pub Dt:
|
06/05/2014
| | | | |
Title:
|
SUBSTRATE-TEMPLATED EPITAXIAL SOURCE/DRAIN CONTACT STRUCTURES
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13692182
|
Filing Dt:
|
12/03/2012
|
Publication #:
|
|
Pub Dt:
|
06/05/2014
| | | | |
Title:
|
HYBRID NANOMESH STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/08/2014
|
Application #:
|
13692603
|
Filing Dt:
|
12/03/2012
|
Publication #:
|
|
Pub Dt:
|
05/22/2014
| | | | |
Title:
|
DIELECTRIC EQUIVALENT THICKNESS AND CAPACITANCE SCALING FOR SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/15/2014
|
Application #:
|
13693094
|
Filing Dt:
|
12/04/2012
|
Title:
|
SEMICONDUCTOR DEVICE HAVING A GATE FORMED ON A UNIFORM SURFACE AND METHOD FOR FORMING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
12/10/2013
|
Application #:
|
13693127
|
Filing Dt:
|
12/04/2012
|
Title:
|
IDENTIFYING LOGIC BLOCKS IN A SYNTHESIZED LOGIC DESIGN THAT HAVE SPECIFIED INPUTS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/27/2014
|
Application #:
|
13693285
|
Filing Dt:
|
12/04/2012
|
Publication #:
|
|
Pub Dt:
|
06/05/2014
| | | | |
Title:
|
NON-VOLATILE GRAPHENE NANOMECHANICAL SWITCH
|
|
|
Patent #:
|
|
Issue Dt:
|
02/17/2015
|
Application #:
|
13693627
|
Filing Dt:
|
12/04/2012
|
Publication #:
|
|
Pub Dt:
|
06/05/2014
| | | | |
Title:
|
ASYMMETRIC TEMPLATES FOR FORMING NON-PERIODIC PATTERNS USING DIRECTES SELF-ASSEMBLY MATERIALS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/13/2015
|
Application #:
|
13693749
|
Filing Dt:
|
12/04/2012
|
Publication #:
|
|
Pub Dt:
|
06/05/2014
| | | | |
Title:
|
FAR BACK END OF THE LINE STACK ENCAPSULATION
|
|
|
Patent #:
|
|
Issue Dt:
|
08/05/2014
|
Application #:
|
13705242
|
Filing Dt:
|
12/05/2012
|
Publication #:
|
|
Pub Dt:
|
06/05/2014
| | | | |
Title:
|
Inducing Channel Strain via Encapsulated Silicide Formation
|
|
|
Patent #:
|
|
Issue Dt:
|
07/08/2014
|
Application #:
|
13705261
|
Filing Dt:
|
12/05/2012
|
Publication #:
|
|
Pub Dt:
|
06/05/2014
| | | | |
Title:
|
COMBINATION FINFET AND PLANAR FET SEMICONDUCTOR DEVICE AND METHODS OF MAKING SUCH A DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/09/2015
|
Application #:
|
13705300
|
Filing Dt:
|
12/05/2012
|
Publication #:
|
|
Pub Dt:
|
05/30/2013
| | | | |
Title:
|
DYNAMICALLY LIMITING ENERGY CONSUMED BY COOLING APPARATUS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/18/2014
|
Application #:
|
13705477
|
Filing Dt:
|
12/05/2012
|
Title:
|
Finfet eDram Strap Connection Structure
|
|
|
Patent #:
|
|
Issue Dt:
|
07/28/2015
|
Application #:
|
13705717
|
Filing Dt:
|
12/05/2012
|
Publication #:
|
|
Pub Dt:
|
06/05/2014
| | | | |
Title:
|
BIPOLAR JUNCTION TRANSISTORS WITH REDUCED BASE-COLLECTOR JUNCTION CAPACITANCE
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13705738
|
Filing Dt:
|
12/05/2012
|
Publication #:
|
|
Pub Dt:
|
06/05/2014
| | | | |
Title:
|
MODELING MULTIPLE INTERACTIONS BETWEEN MULTIPLE LOCI
|
|
|
Patent #:
|
|
Issue Dt:
|
12/17/2013
|
Application #:
|
13705920
|
Filing Dt:
|
12/05/2012
|
Title:
|
GATE-ALL-AROUND CARBON NANOTUBE TRANSISTOR WITH SELECTIVELY DOPED SPACERS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/04/2014
|
Application #:
|
13707058
|
Filing Dt:
|
12/06/2012
|
Publication #:
|
|
Pub Dt:
|
05/16/2013
| | | | |
Title:
|
SILICIDE CONTACTS HAVING DIFFERENT SHAPES ON REGIONS OF A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/26/2014
|
Application #:
|
13708126
|
Filing Dt:
|
12/07/2012
|
Publication #:
|
|
Pub Dt:
|
06/12/2014
| | | | |
Title:
|
Preventing FIN Erosion and Limiting Epi Overburden in FinFET Structures by Composite Hardmask
|
|
|
Patent #:
|
|
Issue Dt:
|
11/12/2013
|
Application #:
|
13708499
|
Filing Dt:
|
12/07/2012
|
Publication #:
|
|
Pub Dt:
|
04/18/2013
| | | | |
Title:
|
SILICON BASED MICROCHANNEL COOLING AND ELECTRICAL PACKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/26/2014
|
Application #:
|
13708531
|
Filing Dt:
|
12/07/2012
|
Publication #:
|
|
Pub Dt:
|
06/12/2014
| | | | |
Title:
|
BULK FINFET WITH SUPER STEEP RETROGRADE WELL
|
|
|
Patent #:
|
|
Issue Dt:
|
04/14/2015
|
Application #:
|
13708988
|
Filing Dt:
|
12/08/2012
|
Publication #:
|
|
Pub Dt:
|
06/12/2014
| | | | |
Title:
|
THREE-DIMENSIONAL MEMORY ARRAY AND OPERATION SCHEME
|
|
|
Patent #:
|
|
Issue Dt:
|
06/16/2015
|
Application #:
|
13709095
|
Filing Dt:
|
12/10/2012
|
Publication #:
|
|
Pub Dt:
|
06/12/2014
| | | | |
Title:
|
EPITAXIAL GROWN EXTREMELY SHALLOW EXTENSION REGION
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13709250
|
Filing Dt:
|
12/10/2012
|
Publication #:
|
|
Pub Dt:
|
06/12/2014
| | | | |
Title:
|
FINFET HYBRID FULL METAL GATE WITH BORDERLESS CONTACTS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/13/2014
|
Application #:
|
13709397
|
Filing Dt:
|
12/10/2012
|
Publication #:
|
|
Pub Dt:
|
04/25/2013
| | | | |
Title:
|
METHOD OF FORMING SELF-ASSEMBLED PATTERNS USING BLOCK COPOLYMERS, AND ARTICLES THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
11/18/2014
|
Application #:
|
13709541
|
Filing Dt:
|
12/10/2012
|
Publication #:
|
|
Pub Dt:
|
06/12/2014
| | | | |
Title:
|
DOUBLE SIDEWALL IMAGE TRANSFER PROCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/20/2014
|
Application #:
|
13709662
|
Filing Dt:
|
12/10/2012
|
Publication #:
|
|
Pub Dt:
|
06/12/2014
| | | | |
Title:
|
BORDERLESS CONTACTS FOR SEMICONDUCTOR TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/27/2014
|
Application #:
|
13709748
|
Filing Dt:
|
12/10/2012
|
Publication #:
|
|
Pub Dt:
|
06/12/2014
| | | | |
Title:
|
VECTORIZATION OF BIT-LEVEL NETLISTS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/25/2014
|
Application #:
|
13710498
|
Filing Dt:
|
12/11/2012
|
Publication #:
|
|
Pub Dt:
|
06/12/2014
| | | | |
Title:
|
SEMICONDUCTOR DEVICE RESOLUTION ENHANCEMENT BY ETCHING MULTIPLE SIDES OF A MASK
|
|
|
Patent #:
|
|
Issue Dt:
|
11/11/2014
|
Application #:
|
13710551
|
Filing Dt:
|
12/11/2012
|
Publication #:
|
|
Pub Dt:
|
06/12/2014
| | | | |
Title:
|
MANAGING ERRORS IN A DRAM BY WEAK CELL ENCODING
|
|
|
Patent #:
|
|
Issue Dt:
|
11/25/2014
|
Application #:
|
13710561
|
Filing Dt:
|
12/11/2012
|
Publication #:
|
|
Pub Dt:
|
06/12/2014
| | | | |
Title:
|
DRAM ERROR DETECTION, EVALUATION, AND CORRECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
09/02/2014
|
Application #:
|
13710575
|
Filing Dt:
|
12/11/2012
|
Publication #:
|
|
Pub Dt:
|
06/12/2014
| | | | |
Title:
|
CONTACT LANDING PADS FOR A SEMICONDUCTOR DEVICE AND METHODS OF MAKING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
07/01/2014
|
Application #:
|
13710616
|
Filing Dt:
|
12/11/2012
|
Publication #:
|
|
Pub Dt:
|
06/12/2014
| | | | |
Title:
|
METHOD AND APPARATUS FOR CONTROLLED APPLICATION OF OERSTED FIELD TO MAGNETIC MEMORY STRUCTURE
|
|