skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:056987/0001   Pages: 1045
Recorded: 05/12/2021
Attorney Dkt #:37188/13
Conveyance: RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS).
1
Patent #:
Issue Dt:
02/18/2014
Application #:
13740673
Filing Dt:
01/14/2013
Publication #:
Pub Dt:
05/23/2013
Title:
TUNABLE SEMICONDUCTOR DEVICE
2
Patent #:
Issue Dt:
05/12/2015
Application #:
13740974
Filing Dt:
01/14/2013
Publication #:
Pub Dt:
07/17/2014
Title:
INTEGRATED CIRCUITS AND METHODS FOR FABRICATING INTEGRATED CIRCUITS WITH IMPROVED SILICIDE CONTACTS
3
Patent #:
Issue Dt:
08/25/2015
Application #:
13741416
Filing Dt:
01/15/2013
Publication #:
Pub Dt:
07/17/2014
Title:
BURIED WAVEGUIDE PHOTODETECTOR
4
Patent #:
Issue Dt:
08/05/2014
Application #:
13741490
Filing Dt:
01/15/2013
Publication #:
Pub Dt:
07/17/2014
Title:
METHODS FOR MODELING OF FINFET WIDTH QUANTIZATION
5
Patent #:
Issue Dt:
03/24/2015
Application #:
13741611
Filing Dt:
01/15/2013
Publication #:
Pub Dt:
07/17/2014
Title:
LITHOGRAPHIC MATERIAL STACK INCLUDING A METAL-COMPOUND HARD MASK
6
Patent #:
Issue Dt:
03/24/2015
Application #:
13741638
Filing Dt:
01/15/2013
Publication #:
Pub Dt:
07/17/2014
Title:
TITANIUM OXYNITRIDE HARD MASK FOR LITHOGRAPHIC PATTERNING
7
Patent #:
Issue Dt:
10/21/2014
Application #:
13741645
Filing Dt:
01/15/2013
Publication #:
Pub Dt:
07/17/2014
Title:
AUTOMATING INTEGRATED CIRCUIT DEVICE LIBRARY GENERATION IN MODEL BASED METROLOGY
8
Patent #:
Issue Dt:
07/29/2014
Application #:
13741947
Filing Dt:
01/15/2013
Publication #:
Pub Dt:
07/17/2014
Title:
HYBRID CONDUCTOR THROUGH-SILICON-VIA FOR POWER DISTRIBUTION AND SIGNAL TRANSMISSION
9
Patent #:
Issue Dt:
12/03/2013
Application #:
13742338
Filing Dt:
01/15/2013
Publication #:
Pub Dt:
05/23/2013
Title:
ERROR CHECKING ADDRESSABLE BLOCKS IN STORAGE
10
Patent #:
Issue Dt:
02/03/2015
Application #:
13742465
Filing Dt:
01/16/2013
Publication #:
Pub Dt:
07/25/2013
Title:
PHOTO-PATTERNABLE DIELECTRIC MATERIALS CURABLE TO POROUS DIELECTRIC MATERIALS, FORMULATIONS, PRECURSORS AND METHODS OF USE THEREOF
11
Patent #:
Issue Dt:
04/14/2015
Application #:
13742490
Filing Dt:
01/16/2013
Publication #:
Pub Dt:
08/15/2013
Title:
PHOTO-PATTERNABLE DIELECTRIC MATERIALS CURABLE TO POROUS DIELECTRIC MATERIALS, FORMULATIONS, PRECURSORS AND METHODS OF USE THEREOF
12
Patent #:
Issue Dt:
01/28/2014
Application #:
13742508
Filing Dt:
01/16/2013
Publication #:
Pub Dt:
05/23/2013
Title:
SEMICONDUCTOR DEVICE HEAT DISSIPATION STRUCTURE
13
Patent #:
Issue Dt:
03/17/2015
Application #:
13742526
Filing Dt:
01/16/2013
Publication #:
Pub Dt:
08/01/2013
Title:
PHOTO-PATTERNABLE DIELECTRIC MATERIALS CURABLE TO POROUS DIELECTRIC MATERIALS, FORMULATIONS, PRECURSORS AND METHODS OF USE THEREOF
14
Patent #:
Issue Dt:
06/16/2015
Application #:
13742733
Filing Dt:
01/16/2013
Publication #:
Pub Dt:
07/17/2014
Title:
METHODS AND CIRCUITS FOR DISRUPTING INTEGRATED CIRCUIT FUNCTION
15
Patent #:
Issue Dt:
10/28/2014
Application #:
13742916
Filing Dt:
01/16/2013
Publication #:
Pub Dt:
05/23/2013
Title:
SEALED AIR GAP FOR SEMICONDUCTOR CHIP
16
Patent #:
Issue Dt:
01/06/2015
Application #:
13743454
Filing Dt:
01/17/2013
Publication #:
Pub Dt:
07/17/2014
Title:
METHODS OF FORMING SEMICONDUCTOR DEVICE WITH SELF-ALIGNED CONTACT ELEMENTS AND THE RESULTING DEVICE
17
Patent #:
Issue Dt:
06/23/2015
Application #:
13743642
Filing Dt:
01/17/2013
Publication #:
Pub Dt:
07/17/2014
Title:
DISASSEMBLABLE ELECTRONIC ASSEMBLY WITH LEAK-INHIBITING COOLANT CAPILLARIES
18
Patent #:
Issue Dt:
09/16/2014
Application #:
13743810
Filing Dt:
01/17/2013
Publication #:
Pub Dt:
07/17/2014
Title:
DETERMINING OVERALL OPTIMAL YIELD POINT FOR A SEMICONDUCTOR WAFER
19
Patent #:
Issue Dt:
12/23/2014
Application #:
13743886
Filing Dt:
01/17/2013
Publication #:
Pub Dt:
07/17/2014
Title:
METHOD OF FORMING STEP DOPING CHANNEL PROFILE FOR SUPER STEEP RETROGRADE WELL FIELD EFFECT TRANSISTOR AND RESULTING DEVICE
20
Patent #:
Issue Dt:
09/27/2016
Application #:
13743935
Filing Dt:
01/17/2013
Publication #:
Pub Dt:
06/06/2013
Title:
METHOD AND APPARATUS FOR OPTICAL MODULATION
21
Patent #:
Issue Dt:
08/26/2014
Application #:
13744468
Filing Dt:
01/18/2013
Publication #:
Pub Dt:
07/24/2014
Title:
LOW ALPHA PARTICLE EMISSION ELECTRICALLY-CONDUCTIVE COATING
22
Patent #:
Issue Dt:
09/27/2016
Application #:
13744551
Filing Dt:
01/18/2013
Publication #:
Pub Dt:
07/24/2014
Title:
THROUGH SILICON VIA DEVICE HAVING LOW STRESS, THIN FILM GAPS AND METHODS FOR FORMING THE SAME
23
Patent #:
NONE
Issue Dt:
Application #:
13744601
Filing Dt:
01/18/2013
Publication #:
Pub Dt:
10/17/2013
Title:
REPLACEMENT GATE STRUCTURES FOR SEMICONDUCTOR DEVICES
24
Patent #:
Issue Dt:
02/18/2014
Application #:
13744606
Filing Dt:
01/18/2013
Title:
FIN DESIGN LEVEL MASK DECOMPOSITION FOR DIRECTED SELF ASSEMBLY
25
Patent #:
Issue Dt:
06/16/2015
Application #:
13744761
Filing Dt:
01/18/2013
Publication #:
Pub Dt:
07/24/2014
Title:
MARCHAND BALUN STRUCTURE AND DESIGN METHOD
26
Patent #:
Issue Dt:
10/22/2013
Application #:
13745221
Filing Dt:
01/18/2013
Publication #:
Pub Dt:
05/23/2013
Title:
HIGH ENERGY DENSITY STORAGE MATERIAL DEVICE USING NANOCHANNEL STRUCTURE
27
Patent #:
Issue Dt:
06/30/2015
Application #:
13745547
Filing Dt:
01/18/2013
Publication #:
Pub Dt:
07/24/2014
Title:
FINFET INTEGRATED CIRCUITS WITH UNIFORM FIN HEIGHT AND METHODS FOR FABRICATING THE SAME
28
Patent #:
Issue Dt:
03/03/2015
Application #:
13745770
Filing Dt:
01/19/2013
Publication #:
Pub Dt:
07/24/2014
Title:
Wire-Last Integration Method and Structure for III-V Nanowire Devices
29
Patent #:
Issue Dt:
04/08/2014
Application #:
13745927
Filing Dt:
01/21/2013
Title:
METHODS OF FORMING DIELECTRICALLY ISOLATED FINS FOR A FINFET SEMICONDUCTOR BY PERFORMING AN ETCHING PROCESS WHEREIN THE ETCH RATE IS MODIFIED VIA INCLUSION OF A DOPANT MATERIAL
30
Patent #:
Issue Dt:
03/10/2015
Application #:
13745929
Filing Dt:
01/21/2013
Publication #:
Pub Dt:
07/24/2014
Title:
TEST STRUCTURE AND METHOD TO FACILTIATE DEVELOPMENT/OPTIMIZATION OF PROCESS PARAMETERS
31
Patent #:
Issue Dt:
09/01/2015
Application #:
13745963
Filing Dt:
01/21/2013
Publication #:
Pub Dt:
07/24/2014
Title:
RACETRACK MEMORY CELLS WITH A VERTICAL NANOWIRE STORAGE ELEMENT
32
Patent #:
Issue Dt:
06/16/2015
Application #:
13745965
Filing Dt:
01/21/2013
Publication #:
Pub Dt:
07/24/2014
Title:
LAND GRID ARRAY (LGA) SOCKET CARTRIDGE AND METHOD OF FORMING
33
Patent #:
Issue Dt:
02/23/2016
Application #:
13746359
Filing Dt:
01/22/2013
Publication #:
Pub Dt:
05/29/2014
Title:
WAFER DEBONDING USING LONG-WAVELENGTH INFRARED RADIATION ABLATION
34
Patent #:
Issue Dt:
12/08/2015
Application #:
13746463
Filing Dt:
01/22/2013
Publication #:
Pub Dt:
07/24/2014
Title:
CROSS COMMUNICATION OF COMMON PROBLEM DETERMINATION AND RESOLUTION
35
Patent #:
Issue Dt:
09/16/2014
Application #:
13746508
Filing Dt:
01/22/2013
Publication #:
Pub Dt:
07/24/2014
Title:
SELF-ALIGNED DOUBLE PATTERNING VIA ENCLOSURE DESIGN
36
Patent #:
Issue Dt:
03/10/2015
Application #:
13746627
Filing Dt:
01/22/2013
Publication #:
Pub Dt:
07/24/2014
Title:
COMPOSITE COPPER WIRE INTERCONNECT STRUCTURES AND METHODS OF FORMING
37
Patent #:
Issue Dt:
03/22/2016
Application #:
13746699
Filing Dt:
01/22/2013
Publication #:
Pub Dt:
07/24/2014
Title:
METHOD AND APPARATUS FOR MEASURING ALPHA PARTICLE INDUCED SOFT ERRORS IN SEMICONDUCTOR DEVICES
38
Patent #:
Issue Dt:
01/26/2016
Application #:
13747579
Filing Dt:
01/23/2013
Publication #:
Pub Dt:
07/24/2014
Title:
INTEGRATED CIRCUITS AND METHODS OF FORMING THE SAME WITH MULTIPLE EMBEDDED INTERCONNECT CONNECTION TO SAME THROUGH-SEMICONDUCTOR VIA
39
Patent #:
Issue Dt:
03/15/2016
Application #:
13747798
Filing Dt:
01/23/2013
Publication #:
Pub Dt:
05/23/2013
Title:
METHOD, STRUCTURE AND DESIGN STRUCTURE FOR CUSTOMIZING HISTORY EFFECTS OF SOI CIRCUITS
40
Patent #:
Issue Dt:
06/23/2015
Application #:
13747842
Filing Dt:
01/23/2013
Publication #:
Pub Dt:
12/19/2013
Title:
BAD WORDLINE/ARRAY DETECTION IN MEMORY
41
Patent #:
Issue Dt:
09/16/2014
Application #:
13747907
Filing Dt:
01/23/2013
Publication #:
Pub Dt:
07/24/2014
Title:
METHOD OF FORMING A SEMICONDUCTOR STRUCTURE INCLUDING A VERTICAL NANOWIRE
42
Patent #:
Issue Dt:
05/27/2014
Application #:
13747972
Filing Dt:
01/23/2013
Title:
SEMICONDUCTOR DEVICE STRUCTURE AND METHODS FOR FORMING A CMOS INTEGRATED CIRCUIT STRUCTURE
43
Patent #:
Issue Dt:
02/16/2016
Application #:
13748048
Filing Dt:
01/23/2013
Publication #:
Pub Dt:
07/24/2014
Title:
NOTCH FILTER STRUCTURE WITH OPEN STUBS IN SEMICONDUCTOR SUBSTRATE AND DESIGN STRUCTURE
44
Patent #:
Issue Dt:
09/12/2017
Application #:
13748159
Filing Dt:
01/23/2013
Publication #:
Pub Dt:
07/24/2014
Title:
INTEGRATED CIRCUITS AND METHODS OF FORMING THE SAME WITH METAL LAYER CONNECTION TO THROUGH-SEMICONDUCTOR VIA
45
Patent #:
Issue Dt:
11/25/2014
Application #:
13748197
Filing Dt:
01/23/2013
Publication #:
Pub Dt:
07/24/2014
Title:
SELF-ALIGNED BIOSENSORS WITH ENHANCED SENSITIVITY
46
Patent #:
Issue Dt:
12/16/2014
Application #:
13748226
Filing Dt:
01/23/2013
Publication #:
Pub Dt:
05/30/2013
Title:
TEMPERATURE CONTROL DEVICE FOR OPTOELECTRONIC DEVICES
47
Patent #:
Issue Dt:
06/16/2015
Application #:
13748662
Filing Dt:
01/24/2013
Publication #:
Pub Dt:
05/30/2013
Title:
STRUCTURE OF VERY HIGH INSERTION LOSS OF THE SUBSTRATE NOISE DECOUPLING
48
Patent #:
Issue Dt:
01/13/2015
Application #:
13748821
Filing Dt:
01/24/2013
Publication #:
Pub Dt:
07/24/2014
Title:
IN-SITU THERMOELECTRIC COOLING
49
Patent #:
Issue Dt:
09/30/2014
Application #:
13749146
Filing Dt:
01/24/2013
Publication #:
Pub Dt:
05/30/2013
Title:
METAL-INSULATOR-METAL CAPACITORS WITH HIGH CAPACITANCE DENSITY
50
Patent #:
Issue Dt:
09/09/2014
Application #:
13749222
Filing Dt:
01/24/2013
Publication #:
Pub Dt:
06/19/2014
Title:
FIELD-EFFECT INTER-DIGITATED BACK CONTACT PHOTOVOLTAIC DEVICE
51
Patent #:
Issue Dt:
09/16/2014
Application #:
13749851
Filing Dt:
01/25/2013
Publication #:
Pub Dt:
12/05/2013
Title:
POWER/PERFORMANCE OPTIMIZATION THROUGH TEMPERATURE/VOLTAGE CONTROL
52
Patent #:
Issue Dt:
09/16/2014
Application #:
13749925
Filing Dt:
01/25/2013
Publication #:
Pub Dt:
07/31/2014
Title:
POWER/PERFORMANCE OPTIMIZATION THROUGH CONTINUOUSLY VARIABLE TEMPERATURE-BASED VOLTAGE CONTROL
53
Patent #:
Issue Dt:
12/01/2015
Application #:
13750751
Filing Dt:
01/25/2013
Publication #:
Pub Dt:
07/31/2014
Title:
INTERPOLATION TECHNIQUES USED FOR TIME ALIGNMENT OF MULTIPLE SIMULATION MODELS
54
Patent #:
Issue Dt:
11/18/2014
Application #:
13751238
Filing Dt:
01/28/2013
Publication #:
Pub Dt:
07/31/2014
Title:
METHOD OF FORMING ELECTRONIC FUSE LINE WITH MODIFIED CAP
55
Patent #:
Issue Dt:
12/30/2014
Application #:
13751361
Filing Dt:
01/28/2013
Publication #:
Pub Dt:
06/06/2013
Title:
STRESSED CHANNEL FET WITH SOURCE/DRAIN BUFFERS
56
Patent #:
Issue Dt:
06/23/2015
Application #:
13751490
Filing Dt:
01/28/2013
Publication #:
Pub Dt:
07/31/2014
Title:
Nanowire Capacitor for Bidirectional Operation
57
Patent #:
Issue Dt:
06/16/2015
Application #:
13751799
Filing Dt:
01/28/2013
Publication #:
Pub Dt:
05/15/2014
Title:
SELECTIVE GALLIUM NITRIDE REGROWTH ON (100) SILICON
58
Patent #:
Issue Dt:
02/10/2015
Application #:
13752737
Filing Dt:
01/29/2013
Publication #:
Pub Dt:
07/31/2014
Title:
ORGANIC MODULE EMI SHIELDING STRUCTURES AND METHODS
59
Patent #:
Issue Dt:
09/03/2013
Application #:
13752934
Filing Dt:
01/29/2013
Title:
AUTOMATED SYNTHESIS OF HIGH-PERFORMANCE TWO OPERAND BINARY PARALLEL PREFIX ADDER
60
Patent #:
Issue Dt:
04/05/2016
Application #:
13752948
Filing Dt:
01/29/2013
Publication #:
Pub Dt:
06/06/2013
Title:
EFFICIENT DATA EXTRACTION BY A REMOTE APPLICATION
61
Patent #:
Issue Dt:
09/09/2014
Application #:
13753269
Filing Dt:
01/29/2013
Publication #:
Pub Dt:
07/31/2014
Title:
METHODS FOR FABRICATING ELECTRICALLY-ISOLATED FINFET SEMICONDUCTOR DEVICES
62
Patent #:
Issue Dt:
01/13/2015
Application #:
13753989
Filing Dt:
01/30/2013
Publication #:
Pub Dt:
07/31/2014
Title:
PROCESS VARIATION SKEW IN AN SRAM COLUMN ARCHITECTURE
63
Patent #:
Issue Dt:
04/07/2015
Application #:
13755030
Filing Dt:
01/31/2013
Publication #:
Pub Dt:
07/31/2014
Title:
ELECTRONIC FUSE HAVING AN INSULATION LAYER
64
Patent #:
NONE
Issue Dt:
Application #:
13755182
Filing Dt:
01/31/2013
Publication #:
Pub Dt:
07/31/2014
Title:
ENHANCING RESOLUTION IN LITHOGRAPHIC PROCESSES USING HIGH REFRACTIVE INDEX FLUIDS
65
Patent #:
Issue Dt:
04/29/2014
Application #:
13755192
Filing Dt:
01/31/2013
Publication #:
Pub Dt:
06/06/2013
Title:
BIPOLAR JUNCTION TRANSISTOR WITH A SELF-ALIGNED EMITTER AND BASE
66
Patent #:
Issue Dt:
08/26/2014
Application #:
13755246
Filing Dt:
01/31/2013
Publication #:
Pub Dt:
07/31/2014
Title:
METHODS FOR FABRICATING INTEGRATED CIRCUITS HAVING CONFINED EPITAXIAL GROWTH REGIONS
67
Patent #:
Issue Dt:
12/30/2014
Application #:
13755374
Filing Dt:
01/31/2013
Publication #:
Pub Dt:
07/31/2014
Title:
AUTOMATED DESIGN LAYOUT PATTERN CORRECTION BASED ON CONTEXT-AWARE PATTERNS
68
Patent #:
NONE
Issue Dt:
Application #:
13755427
Filing Dt:
01/31/2013
Publication #:
Pub Dt:
07/31/2014
Title:
Dual Silicide Process
69
Patent #:
Issue Dt:
09/29/2015
Application #:
13755726
Filing Dt:
01/31/2013
Publication #:
Pub Dt:
06/19/2014
Title:
ANALYSIS OF CHIP-MEAN VARIATION AND INDEPENDENT INTRA-DIE VARIATION FOR CHIP YIELD DETERMINATION
70
Patent #:
Issue Dt:
10/21/2014
Application #:
13755807
Filing Dt:
01/31/2013
Publication #:
Pub Dt:
06/06/2013
Title:
METHODS FOR FORMING SEMICONDUCTOR STRUCTURES USING SELECTIVELY-FORMED SIDEWALL SPACERS
71
Patent #:
Issue Dt:
07/01/2014
Application #:
13756638
Filing Dt:
02/01/2013
Publication #:
Pub Dt:
06/06/2013
Title:
TEST STRUCTURE FOR DETECTION OF GAP IN CONDUCTIVE LAYER OF MULTILAYER GATE STACK
72
Patent #:
Issue Dt:
03/25/2014
Application #:
13756981
Filing Dt:
02/01/2013
Publication #:
Pub Dt:
06/06/2013
Title:
METAL-CONTAMINATION-FREE THROUGH-SUBSTRATE VIA STRUCTURE
73
Patent #:
Issue Dt:
09/17/2013
Application #:
13757040
Filing Dt:
02/01/2013
Publication #:
Pub Dt:
06/06/2013
Title:
PARALLEL OPTICAL TRANSCEIVER MODULE
74
Patent #:
Issue Dt:
05/06/2014
Application #:
13757069
Filing Dt:
02/01/2013
Title:
METHODS OF FORMING FINS FOR A FINFET SEMICONDUCTOR DEVICE USING A MANDREL OXIDATION PROCESS
75
Patent #:
NONE
Issue Dt:
Application #:
13757139
Filing Dt:
02/01/2013
Publication #:
Pub Dt:
08/07/2014
Title:
METHODS OF FORMING SEMICONDUCTOR DEVICES BY FORMING A SEMICONDUCTOR LAYER ABOVE SOURCE/DRAIN REGIONS PRIOR TO REMOVING A GATE CAP LAYER
76
Patent #:
Issue Dt:
05/12/2015
Application #:
13757205
Filing Dt:
02/01/2013
Publication #:
Pub Dt:
08/07/2014
Title:
METHODS OF FORMING SILICON/GERMANIUM PROTECTION LAYER ABOVE SOURCE/DRAIN REGIONS OF A TRANSISTOR AND A DEVICE HAVING SUCH A PROTECTION LAYER
77
Patent #:
Issue Dt:
09/02/2014
Application #:
13757218
Filing Dt:
02/01/2013
Publication #:
Pub Dt:
08/07/2014
Title:
PATTERN-BASED REPLACEMENT FOR LAYOUT REGULARIZATION
78
Patent #:
Issue Dt:
03/10/2015
Application #:
13757286
Filing Dt:
02/01/2013
Publication #:
Pub Dt:
08/07/2014
Title:
METHODS FOR OPTICAL PROXIMITY CORRECTION IN THE DESIGN AND FABRICATION OF INTEGRATED CIRCUITS
79
Patent #:
Issue Dt:
09/16/2014
Application #:
13757504
Filing Dt:
02/01/2013
Publication #:
Pub Dt:
08/07/2014
Title:
METHODS FOR FABRICATING INTEGRATED CIRCUITS HAVING EMBEDDED ELECTRICAL INTERCONNECTS
80
Patent #:
Issue Dt:
02/17/2015
Application #:
13757961
Filing Dt:
02/04/2013
Publication #:
Pub Dt:
08/07/2014
Title:
TRENCH ISOLATION FOR BIPOLAR JUNCTION TRANSISTORS IN BICMOS TECHNOLOGY
81
Patent #:
Issue Dt:
05/06/2014
Application #:
13758204
Filing Dt:
02/04/2013
Publication #:
Pub Dt:
06/13/2013
Title:
BIPOLAR JUNCTION TRANSISTORS WITH A LINK REGION CONNECTING THE INTRINSIC AND EXTRINSIC BASES
82
Patent #:
Issue Dt:
06/14/2016
Application #:
13758225
Filing Dt:
02/04/2013
Publication #:
Pub Dt:
08/07/2014
Title:
METHODS OF FORMING SUBSTRATES COMPRISED OF DIFFERENT SEMICONDUCTOR MATERIALS AND THE RESULTING DEVICE
83
Patent #:
NONE
Issue Dt:
Application #:
13758382
Filing Dt:
02/04/2013
Publication #:
Pub Dt:
06/06/2013
Title:
HIGH DENSITY SIX TRANSISTOR FINFET SRAM CELL LAYOUT
84
Patent #:
Issue Dt:
11/04/2014
Application #:
13759102
Filing Dt:
02/05/2013
Publication #:
Pub Dt:
06/13/2013
Title:
METHOD FOR COMPENSATING FOR VARIATIONS IN STRUCTURES OF AN INTEGRATED CIRCUIT
85
Patent #:
Issue Dt:
12/30/2014
Application #:
13759156
Filing Dt:
02/05/2013
Publication #:
Pub Dt:
08/07/2014
Title:
INTEGRATED CIRCUITS INCLUDING FINFET DEVICES WITH LOWER CONTACT RESISTANCE AND REDUCED PARASITIC CAPACITANCE AND METHODS FOR FABRICATING THE SAME
86
Patent #:
Issue Dt:
02/03/2015
Application #:
13759209
Filing Dt:
02/05/2013
Publication #:
Pub Dt:
08/07/2014
Title:
INTEGRATED CIRCUITS HAVING REPLACEMENT GATE STRUCTURES AND METHODS FOR FABRICATING THE SAME
87
Patent #:
Issue Dt:
11/04/2014
Application #:
13759297
Filing Dt:
02/05/2013
Publication #:
Pub Dt:
08/07/2014
Title:
OPTIMIZED OPTICAL PROXIMITY CORRECTION HANDLING FOR LITHOGRAPHIC FILLS
88
Patent #:
Issue Dt:
06/09/2015
Application #:
13759311
Filing Dt:
02/05/2013
Publication #:
Pub Dt:
08/07/2014
Title:
Wide Bandwidth Resonant Global Clock Distribution
89
Patent #:
Issue Dt:
11/26/2013
Application #:
13759636
Filing Dt:
02/05/2013
Publication #:
Pub Dt:
08/29/2013
Title:
GATE-ALL AROUND SEMICONDUCTOR NANOWIRE FETS ON BULK SEMICONDUCTOR WAFERS
90
Patent #:
Issue Dt:
09/24/2013
Application #:
13759641
Filing Dt:
02/05/2013
Publication #:
Pub Dt:
08/29/2013
Title:
PAD-LESS GATE-ALL AROUND SEMICONDUCTOR NANOWIRE FETS ON BULK SEMICONDUCTOR WAFERS
91
Patent #:
Issue Dt:
11/04/2014
Application #:
13759649
Filing Dt:
02/05/2013
Publication #:
Pub Dt:
07/25/2013
Title:
IMAGER MICROLENS STRUCTURE HAVING INTERFACIAL REGION FOR ADHESION OF PROTECTIVE LAYER
92
Patent #:
Issue Dt:
04/22/2014
Application #:
13759697
Filing Dt:
02/05/2013
Title:
VARIABLE RESISTANCE SWITCH FOR WIDE BANDWIDTH RESONANT GLOBAL CLOCK DISTRIBUTION
93
Patent #:
Issue Dt:
07/21/2015
Application #:
13760277
Filing Dt:
02/06/2013
Publication #:
Pub Dt:
08/07/2014
Title:
PLANAR SEMICONDUCTOR GROWTH ON III-V MATERIAL
94
Patent #:
Issue Dt:
04/15/2014
Application #:
13760373
Filing Dt:
02/06/2013
Publication #:
Pub Dt:
06/06/2013
Title:
SUPERFILLED METAL CONTACT VIAS FOR SEMICONDUCTOR DEVICES
95
Patent #:
Issue Dt:
02/04/2014
Application #:
13760391
Filing Dt:
02/06/2013
Publication #:
Pub Dt:
06/13/2013
Title:
CORROSION SENSORS
96
Patent #:
Issue Dt:
06/16/2015
Application #:
13760488
Filing Dt:
02/06/2013
Publication #:
Pub Dt:
08/07/2014
Title:
ELECTRONIC FUSE HAVING A DAMAGED REGION
97
Patent #:
Issue Dt:
12/09/2014
Application #:
13760571
Filing Dt:
02/06/2013
Publication #:
Pub Dt:
08/07/2014
Title:
RETARGETING SEMICONDUCTOR DEVICE SHAPES FOR MULTIPLE PATTERNING PROCESSES
98
Patent #:
Issue Dt:
11/17/2015
Application #:
13761430
Filing Dt:
02/07/2013
Publication #:
Pub Dt:
08/07/2014
Title:
DIODE STRUCTURE AND METHOD FOR FINFET TECHNOLOGIES
99
Patent #:
Issue Dt:
01/06/2015
Application #:
13761453
Filing Dt:
02/07/2013
Publication #:
Pub Dt:
08/07/2014
Title:
Diode Structure and Method for Gate All Around Silicon Nanowire Technologies
100
Patent #:
Issue Dt:
04/14/2015
Application #:
13761476
Filing Dt:
02/07/2013
Publication #:
Pub Dt:
08/07/2014
Title:
DIODE STRUCTURE AND METHOD FOR WIRE-LAST NANOMESH TECHNOLOGIES
Assignor
1
Exec Dt:
11/17/2020
Assignee
1
440 STONE BREAK ROAD EXTENSION
MALTA, NEW YORK 12020
Correspondence name and address
BENJAMIN PETERSEN
1460 EL CAMINO REAL, 2ND FLOOR
SHEARMAN & STERLING LLP
MENLO PARK, CA 94025

Search Results as of: 05/09/2024 12:24 PM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT