skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:056987/0001   Pages: 1045
Recorded: 05/12/2021
Attorney Dkt #:37188/13
Conveyance: RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS).
1
Patent #:
Issue Dt:
03/07/2017
Application #:
14166078
Filing Dt:
01/28/2014
Publication #:
Pub Dt:
04/23/2015
Title:
PROXIMITY BASED DUAL AUTHENTICATION FOR A WIRELESS NETWORK
2
Patent #:
NONE
Issue Dt:
Application #:
14166155
Filing Dt:
01/28/2014
Publication #:
Pub Dt:
07/30/2015
Title:
STRUCTURE AND PROCESS TO DECOUPLE DEEP TRENCH CAPACITORS AND WELL ISOLATION
3
Patent #:
Issue Dt:
03/10/2015
Application #:
14166219
Filing Dt:
01/28/2014
Publication #:
Pub Dt:
05/29/2014
Title:
LOCALLY ISOLATED PROTECTED BULK FINFET SEMICONDUCTOR DEVICE
4
Patent #:
Issue Dt:
10/27/2015
Application #:
14166274
Filing Dt:
01/28/2014
Publication #:
Pub Dt:
06/05/2014
Title:
DUAL-DAMASCENE PROCESS TO FABRICATE THICK WIRE STRUCTURE
5
Patent #:
Issue Dt:
11/03/2015
Application #:
14166660
Filing Dt:
01/28/2014
Publication #:
Pub Dt:
07/30/2015
Title:
INTEGRATED CIRCUITS WITH METAL-INSULATOR-SEMICONDUCTOR (MIS) CONTACT STRUCTURES AND METHODS FOR FABRICATING SAME
6
Patent #:
NONE
Issue Dt:
Application #:
14167001
Filing Dt:
01/29/2014
Publication #:
Pub Dt:
09/18/2014
Title:
SEMICONDUCTOR STRUCTURE INCLUDING A TRANSISTOR HAVING A LAYER OF A STRESS-CREATING MATERIAL AND METHOD FOR THE FORMATION THEREOF
7
Patent #:
NONE
Issue Dt:
Application #:
14167298
Filing Dt:
01/29/2014
Publication #:
Pub Dt:
05/29/2014
Title:
METHODS OF FORMING WIRING TO TRANSISTOR AND RELATED TRANSISTOR
8
Patent #:
Issue Dt:
01/19/2016
Application #:
14167499
Filing Dt:
01/29/2014
Publication #:
Pub Dt:
05/29/2014
Title:
JUNCTION FIELD EFFECT TRANSISTOR WITH AN EPITAXIALLY GROWN GATE STRUCTURE
9
Patent #:
Issue Dt:
03/22/2016
Application #:
14167778
Filing Dt:
01/29/2014
Publication #:
Pub Dt:
07/30/2015
Title:
IINTEGRATED CIRCUITS WITH DUAL SILICIDE CONTACTS AND METHODS FOR FABRICATING SAME
10
Patent #:
NONE
Issue Dt:
Application #:
14168112
Filing Dt:
01/30/2014
Publication #:
Pub Dt:
07/30/2015
Title:
REPLACEMENT METAL GATE INCLUDING DIELECTRIC GATE MATERIAL
11
Patent #:
Issue Dt:
12/29/2015
Application #:
14168133
Filing Dt:
01/30/2014
Publication #:
Pub Dt:
07/30/2015
Title:
OPTICAL MODEL EMPLOYING PHASE TRANSMISSION VALUES FOR SUB-RESOLUTION ASSIST FEATURES
12
Patent #:
Issue Dt:
06/30/2015
Application #:
14168208
Filing Dt:
01/30/2014
Publication #:
Pub Dt:
05/29/2014
Title:
INTEGRATED CIRCUIT WITH A THIN BODY FIELD EFFECT TRANSISTOR AND CAPACITOR
13
Patent #:
Issue Dt:
11/24/2015
Application #:
14168396
Filing Dt:
01/30/2014
Publication #:
Pub Dt:
07/30/2015
Title:
MASK STRUCTURES AND METHODS OF MANUFACTURING
14
Patent #:
Issue Dt:
03/03/2015
Application #:
14168471
Filing Dt:
01/30/2014
Publication #:
Pub Dt:
05/29/2014
Title:
FIXED CURVATURE FORCE LOADING OF MECHANICALLY SPALLED FILMS
15
Patent #:
Issue Dt:
07/21/2015
Application #:
14169318
Filing Dt:
01/31/2014
Publication #:
Pub Dt:
08/06/2015
Title:
SEMICONDUCTOR STRUCTURES WITH PAIR(S) OF VERTICAL FIELD EFFECT TRANSISTORS, EACH PAIR HAVING A SHARED SOURCE/DRAIN REGION AND METHODS OF FORMING THE STRUCTURES
16
Patent #:
NONE
Issue Dt:
Application #:
14169632
Filing Dt:
01/31/2014
Publication #:
Pub Dt:
03/19/2015
Title:
ANALYTICS-DRIVEN PRODUCT RECOMMENDATION FOR FINANCIAL SERVICES
17
Patent #:
Issue Dt:
03/01/2016
Application #:
14170205
Filing Dt:
01/31/2014
Publication #:
Pub Dt:
04/09/2015
Title:
Moving Checkpoint-Based High-Availability Log and Data Directly From a Producer Cache to a Consumer Cache
18
Patent #:
Issue Dt:
03/03/2015
Application #:
14170708
Filing Dt:
02/03/2014
Publication #:
Pub Dt:
06/26/2014
Title:
TRANSPARENT CONDUCTIVE ELECTRODE STACK CONTAINING CARBON-CONTAINING MATERIAL
19
Patent #:
NONE
Issue Dt:
Application #:
14171107
Filing Dt:
02/03/2014
Publication #:
Pub Dt:
03/19/2015
Title:
EFFICIENT WAKEUP OF POWER GATED DOMAINS THROUGH CHARGE SHARING AND RECYCLING
20
Patent #:
NONE
Issue Dt:
Application #:
14171836
Filing Dt:
02/04/2014
Publication #:
Pub Dt:
03/19/2015
Title:
ACCELERATING MICROPROCESSOR CORE WAKE UP VIA CHARGE FROM CAPACITANCE TANK WITHOUT INTRODUCING NOISE ON POWER GRID OF RUNNING MICROPROCESSOR CORES
21
Patent #:
Issue Dt:
11/29/2016
Application #:
14171874
Filing Dt:
02/04/2014
Publication #:
Pub Dt:
08/06/2015
Title:
METHOD AND APPARATUS FOR DETECTING FOREIGN MATERIAL ON A CHUCK
22
Patent #:
Issue Dt:
03/22/2016
Application #:
14171899
Filing Dt:
02/04/2014
Publication #:
Pub Dt:
03/19/2015
Title:
ACCELERATING THE MICROPROCESSOR CORE WAKEUP BY PREDICTIVELY EXECUTING A SUBSET OF THE POWER-UP SEQUENCE
23
Patent #:
Issue Dt:
07/28/2015
Application #:
14172058
Filing Dt:
02/04/2014
Publication #:
Pub Dt:
08/06/2015
Title:
METHODS OF FORMING GATE STRUCTURES FOR SEMICONDUCTOR DEVICES USING A REPLACEMENT GATE TECHNIQUE AND THE RESULTING DEVICES
24
Patent #:
Issue Dt:
12/15/2015
Application #:
14172323
Filing Dt:
02/04/2014
Publication #:
Pub Dt:
08/06/2015
Title:
ETCHING OF UNDER BUMP METTALLIZATION LAYER AND RESULTING DEVICE
25
Patent #:
NONE
Issue Dt:
Application #:
14172362
Filing Dt:
02/04/2014
Publication #:
Pub Dt:
08/06/2015
Title:
FINFET WITH ISOLATED SOURCE AND DRAIN
26
Patent #:
Issue Dt:
12/08/2015
Application #:
14172922
Filing Dt:
02/05/2014
Publication #:
Pub Dt:
06/05/2014
Title:
AUTOMATIC IDENTIFICATION OF INFORMATION USEFUL FOR GENERATION-BASED FUNCTIONAL VERIFICATION
27
Patent #:
Issue Dt:
11/17/2015
Application #:
14173296
Filing Dt:
02/05/2014
Publication #:
Pub Dt:
06/05/2014
Title:
SHALLOW TRENCH ISOLATION STRUCTURES
28
Patent #:
Issue Dt:
04/21/2015
Application #:
14173995
Filing Dt:
02/06/2014
Publication #:
Pub Dt:
09/18/2014
Title:
SEMICONDUCTOR DEVICE INCLUDING A RESISTOR AND METHOD FOR THE FORMATION THEREOF
29
Patent #:
NONE
Issue Dt:
Application #:
14174474
Filing Dt:
02/06/2014
Publication #:
Pub Dt:
09/18/2014
Title:
METHOD FOR FORMING GATE ELECTRODE STRUCTURES WITH HIGH-K GATE DIELECTRIC LAYERS THAT INCLUDE A WORK FUNCTION ADJUSTING SPECIES
30
Patent #:
Issue Dt:
10/21/2014
Application #:
14174868
Filing Dt:
02/07/2014
Publication #:
Pub Dt:
06/05/2014
Title:
DISLOCATION ENGINEERING USING A SCANNED LASER
31
Patent #:
Issue Dt:
10/21/2014
Application #:
14174869
Filing Dt:
02/07/2014
Publication #:
Pub Dt:
06/05/2014
Title:
DISLOCATION ENGINEERING USING A SCANNED LASER
32
Patent #:
Issue Dt:
11/03/2015
Application #:
14174887
Filing Dt:
02/07/2014
Publication #:
Pub Dt:
06/05/2014
Title:
PLATED TRENCH CAPACITOR STRUCTURES
33
Patent #:
NONE
Issue Dt:
Application #:
14174920
Filing Dt:
02/07/2014
Publication #:
Pub Dt:
08/13/2015
Title:
DIAMOND SHAPED EPITAXY
34
Patent #:
Issue Dt:
06/21/2016
Application #:
14175113
Filing Dt:
02/07/2014
Publication #:
Pub Dt:
08/13/2015
Title:
METHODS OF FORMING A NON-PLANAR ULTRA-THIN BODY SEMICONDUCTOR DEVICE AND THE RESULTING DEVICES
35
Patent #:
Issue Dt:
08/02/2016
Application #:
14175116
Filing Dt:
02/07/2014
Publication #:
Pub Dt:
07/10/2014
Title:
A COAXIAL PROBE STRUCTURE OF ELONGATED ELECTRICAL CONDUCTORS PROJECTING FROM A SUPPORT STRUCTURE
36
Patent #:
Issue Dt:
12/11/2018
Application #:
14175215
Filing Dt:
02/07/2014
Publication #:
Pub Dt:
08/13/2015
Title:
SEMICONDUCTOR DEVICE WITH FINS INCLUDING SIDEWALL RECESSES
37
Patent #:
NONE
Issue Dt:
Application #:
14175217
Filing Dt:
02/07/2014
Publication #:
Pub Dt:
08/13/2015
Title:
METHODS OF FORMING CONTACTS TO SEMICONDUCTOR DEVICES USING A BOTTOM ETCH STOP LAYER AND THE RESULTING DEVICES
38
Patent #:
Issue Dt:
11/03/2015
Application #:
14175288
Filing Dt:
02/07/2014
Publication #:
Pub Dt:
09/18/2014
Title:
HK/MG PROCESS FLOWS FOR P-TYPE SEMICONDUCTOR DEVICES
39
Patent #:
Issue Dt:
06/07/2016
Application #:
14175827
Filing Dt:
02/07/2014
Publication #:
Pub Dt:
08/13/2015
Title:
FINFET WITH MULTILAYER FINS FOR MULTI-VALUE LOGIC (MVL) APPLICATIONS AND METHOD OF FORMING
40
Patent #:
NONE
Issue Dt:
Application #:
14175849
Filing Dt:
02/07/2014
Publication #:
Pub Dt:
08/13/2015
Title:
REPLACEMENT GATE COMPATIBLE eDRAM TRANSISTOR WITH RECESSED CHANNEL
41
Patent #:
NONE
Issue Dt:
Application #:
14176178
Filing Dt:
02/10/2014
Publication #:
Pub Dt:
08/13/2015
Title:
STRUCTURE AND METHOD OF CANCELLING TSV-INDUCED SUBSTRATE STRESS
42
Patent #:
Issue Dt:
04/19/2016
Application #:
14176208
Filing Dt:
02/10/2014
Publication #:
Pub Dt:
01/15/2015
Title:
COMPLEX CIRCUIT ELEMENT AND CAPACITOR UTILIZING CMOS COMPATIBLE ANTIFERROELECTRIC HIGH-K MATERIALS
43
Patent #:
Issue Dt:
09/23/2014
Application #:
14176460
Filing Dt:
02/10/2014
Publication #:
Pub Dt:
06/05/2014
Title:
TAPERED VIA AND MIM CAPACITOR
44
Patent #:
Issue Dt:
10/27/2015
Application #:
14176526
Filing Dt:
02/10/2014
Title:
TOUGHNESS, ADHESION AND SMOOTH METAL LINES OF POROUS LOW K DIELECTRIC INTERCONNECT STRUCTURES
45
Patent #:
NONE
Issue Dt:
Application #:
14176528
Filing Dt:
02/10/2014
Publication #:
Pub Dt:
08/13/2015
Title:
INTEGRATED CIRCUIT DEVICE HAVING SUPPORTS FOR USE IN A MULTI-DIMENSIONAL DIE STACK
46
Patent #:
NONE
Issue Dt:
Application #:
14176545
Filing Dt:
02/10/2014
Publication #:
Pub Dt:
08/13/2015
Title:
METHODS AND SYSTEMS FOR VIBRATORY CHEMICAL MECHANICAL PLANARIZATION
47
Patent #:
Issue Dt:
06/16/2015
Application #:
14176552
Filing Dt:
02/10/2014
Title:
SILICON WAVEGUIDE ON BULK SILICON SUBSTRATE AND METHODS OF FORMING
48
Patent #:
NONE
Issue Dt:
Application #:
14176660
Filing Dt:
02/10/2014
Publication #:
Pub Dt:
08/13/2015
Title:
TRANSISTOR WITH WELL TAP IMPLANT
49
Patent #:
Issue Dt:
10/13/2015
Application #:
14176697
Filing Dt:
02/10/2014
Publication #:
Pub Dt:
08/13/2015
Title:
METHODS FOR ETCHING COPPER DURING THE FABRICATION OF INTEGRATED CIRCUITS
50
Patent #:
NONE
Issue Dt:
Application #:
14176716
Filing Dt:
02/10/2014
Publication #:
Pub Dt:
08/13/2015
Title:
SELF-FORMING BARRIER INTEGRATED WITH SELF-ALIGNED CAP
51
Patent #:
NONE
Issue Dt:
Application #:
14176746
Filing Dt:
02/10/2014
Publication #:
Pub Dt:
08/13/2015
Title:
TUNABLE POLY RESISTORS FOR HYBRID REPLACEMENT GATE TECHNOLOGY AND METHODS OF MANUFACTURING
52
Patent #:
Issue Dt:
09/22/2015
Application #:
14176767
Filing Dt:
02/10/2014
Publication #:
Pub Dt:
09/18/2014
Title:
FINFET DEVICES HAVING A BODY CONTACT AND METHODS OF FORMING THE SAME
53
Patent #:
Issue Dt:
05/10/2016
Application #:
14177260
Filing Dt:
02/11/2014
Publication #:
Pub Dt:
08/13/2015
Title:
OPTIMIZATION OF A LASER ANNEAL BEAM PATH FOR MAXIMIZING CHIP YIELD
54
Patent #:
Issue Dt:
07/28/2015
Application #:
14177481
Filing Dt:
02/11/2014
Publication #:
Pub Dt:
08/13/2015
Title:
SELF-ALIGNED LINER FORMED ON METAL SEMICONDUCTOR ALLOY CONTACTS
55
Patent #:
NONE
Issue Dt:
Application #:
14179035
Filing Dt:
02/12/2014
Publication #:
Pub Dt:
06/12/2014
Title:
MEASUREMENT OF CMOS DEVICE CHANNEL STRAIN BY X-RAY DIFFRACTION
56
Patent #:
Issue Dt:
01/05/2016
Application #:
14179121
Filing Dt:
02/12/2014
Publication #:
Pub Dt:
08/13/2015
Title:
MULTI-COMPOSITION GATE DIELECTRIC FIELD EFFECT TRANSISTORS
57
Patent #:
Issue Dt:
08/19/2014
Application #:
14179707
Filing Dt:
02/13/2014
Publication #:
Pub Dt:
06/19/2014
Title:
SMALL FOOTPRINT PHASE CHANGE MEMORY CELL
58
Patent #:
Issue Dt:
08/09/2016
Application #:
14180560
Filing Dt:
02/14/2014
Publication #:
Pub Dt:
08/20/2015
Title:
AUTOMATED MECHANICAL HANDLING SYSTEMS FOR INTEGRATED CIRCUIT FABRICATION, SYSTEM COMPUTERS PROGRAMMED FOR USE THEREIN, AND METHODS OF HANDLING A WAFER CARRIER HAVING AN INLET PORT AND AN OUTLET PORT
59
Patent #:
Issue Dt:
05/17/2016
Application #:
14181616
Filing Dt:
02/14/2014
Publication #:
Pub Dt:
08/20/2015
Title:
UNIVERSAL SOLDER JOINTS FOR 3D PACKAGING
60
Patent #:
Issue Dt:
01/12/2016
Application #:
14181832
Filing Dt:
02/17/2014
Publication #:
Pub Dt:
08/20/2015
Title:
GRAPHENE TRANSISTOR WITH A SUBLITHOGRAPHIC CHANNEL WIDTH
61
Patent #:
Issue Dt:
10/18/2016
Application #:
14182459
Filing Dt:
02/18/2014
Publication #:
Pub Dt:
08/20/2015
Title:
DIODE BIASED BODY CONTACTED TRANSISTOR
62
Patent #:
NONE
Issue Dt:
Application #:
14182685
Filing Dt:
02/18/2014
Publication #:
Pub Dt:
10/23/2014
Title:
DATA PROCESSING SYSTEM WITH REAL-TIME DATA CENTER AIR FLOW SIMULATOR
63
Patent #:
Issue Dt:
12/01/2015
Application #:
14184058
Filing Dt:
02/19/2014
Publication #:
Pub Dt:
08/20/2015
Title:
EVALUATING SEMICONDUCTOR WAFERS FOR PITCH WALKING AND/OR EPITAXIAL MERGE
64
Patent #:
Issue Dt:
02/23/2016
Application #:
14184826
Filing Dt:
02/20/2014
Publication #:
Pub Dt:
09/18/2014
Title:
METHODS FOR FORMING PROTECTION LAYERS ON SIDEWALLS OF CONTACT ETCH STOP LAYERS
65
Patent #:
Issue Dt:
01/12/2016
Application #:
14184830
Filing Dt:
02/20/2014
Publication #:
Pub Dt:
08/20/2015
Title:
METHOD FOR CREATING SELF-ALIGNED TRANSISTOR CONTACTS
66
Patent #:
Issue Dt:
02/09/2016
Application #:
14185398
Filing Dt:
02/20/2014
Publication #:
Pub Dt:
08/20/2015
Title:
METHODS FOR FABRICATING INTEGRATED CIRCUITS INCLUDING DENSIFYING INTERLEVEL DIELECTRIC LAYERS
67
Patent #:
Issue Dt:
04/12/2016
Application #:
14185440
Filing Dt:
02/20/2014
Publication #:
Pub Dt:
08/20/2015
Title:
MASK THAT PROVIDES IMPROVED FOCUS CONTROL USING ORTHOGONAL EDGES
68
Patent #:
Issue Dt:
04/05/2016
Application #:
14185491
Filing Dt:
02/20/2014
Publication #:
Pub Dt:
08/20/2015
Title:
METHODS FOR FABRICATING INTEGRATED CIRCUITS USING DIRECTED SELF-ASSEMBLY INCLUDING LITHOGRAPHICALLY-PRINTABLE ASSIST FEATURES
69
Patent #:
Issue Dt:
07/19/2016
Application #:
14185506
Filing Dt:
02/20/2014
Publication #:
Pub Dt:
08/20/2015
Title:
SYNTHESIZING LOW MASK ERROR ENHANCEMENT FACTOR LITHOGRAPHY SOLUTIONS
70
Patent #:
Issue Dt:
10/27/2015
Application #:
14186012
Filing Dt:
02/21/2014
Publication #:
Pub Dt:
08/27/2015
Title:
INLINE RESIDUAL LAYER DETECTION AND CHARACTERIZATION POST VIA POST ETCH USING CD-SEM
71
Patent #:
Issue Dt:
05/23/2017
Application #:
14186360
Filing Dt:
02/21/2014
Publication #:
Pub Dt:
08/27/2015
Title:
NEW PROCESS FLOW FOR A COMBINED CA AND TSV OXIDE DEPOSITION
72
Patent #:
Issue Dt:
03/15/2016
Application #:
14186396
Filing Dt:
02/21/2014
Publication #:
Pub Dt:
08/27/2015
Title:
METHODS OF PATTERNING LINE-TYPE FEATURES USING A MULTIPLE PATTERNING PROCESS THAT ENABLES THE USE OF TIGHTER CONTACT ENCLOSURE SPACING RULES
73
Patent #:
Issue Dt:
08/11/2015
Application #:
14186512
Filing Dt:
02/21/2014
Publication #:
Pub Dt:
06/19/2014
Title:
LATERAL BIPOLAR TRANSISTOR AND CMOS HYBRID TECHNOLOGY
74
Patent #:
Issue Dt:
08/11/2015
Application #:
14187392
Filing Dt:
02/24/2014
Publication #:
Pub Dt:
06/19/2014
Title:
LOCAL INTERCONNECTS COMPATIBLE WITH REPLACEMENT GATE STRUCTURES
75
Patent #:
NONE
Issue Dt:
Application #:
14188022
Filing Dt:
02/24/2014
Publication #:
Pub Dt:
06/19/2014
Title:
PARTIAL POLY AMORPHIZATION FOR CHANNELING PREVENTION
76
Patent #:
NONE
Issue Dt:
Application #:
14188028
Filing Dt:
02/24/2014
Publication #:
Pub Dt:
06/19/2014
Title:
CONTINUOUS METAL SEMICONDUCTOR ALLOY VIA FOR INTERCONNECTS
77
Patent #:
Issue Dt:
02/21/2017
Application #:
14188778
Filing Dt:
02/25/2014
Publication #:
Pub Dt:
08/27/2015
Title:
INTEGRATED CIRCUITS WITH VARYING GATE STRUCTURES AND FABRICATION METHODS
78
Patent #:
Issue Dt:
06/07/2016
Application #:
14189085
Filing Dt:
02/25/2014
Publication #:
Pub Dt:
08/27/2015
Title:
INTEGRATED CIRCUIT HAVING MULTIPLE THRESHOLD VOLTAGES
79
Patent #:
Issue Dt:
08/12/2014
Application #:
14189108
Filing Dt:
02/25/2014
Publication #:
Pub Dt:
06/19/2014
Title:
Thick On-Chip High-Performance Wiring Structures
80
Patent #:
Issue Dt:
12/08/2015
Application #:
14189465
Filing Dt:
02/25/2014
Publication #:
Pub Dt:
08/27/2015
Title:
METHODS FOR FABRICATING INTEGRATED CIRCUITS INCLUDING GENERATING PHOTOMASKS FOR DIRECTED SELF-ASSEMBLY
81
Patent #:
Issue Dt:
01/28/2020
Application #:
14189509
Filing Dt:
02/25/2014
Publication #:
Pub Dt:
08/27/2015
Title:
CMOS STRUCTURE HAVING LOW RESISTANCE CONTACTS AND FABRICATION METHOD
82
Patent #:
Issue Dt:
06/16/2015
Application #:
14189682
Filing Dt:
02/25/2014
Publication #:
Pub Dt:
07/10/2014
Title:
MEASURING CURRENT AND RESISTANCE USING COMBINED DIODES/RESISTOR STRUCTURE TO MONITOR INTEGRATED CIRCUIT MANUFACTURING PROCESS VARIATIONS
83
Patent #:
Issue Dt:
11/17/2015
Application #:
14190611
Filing Dt:
02/26/2014
Publication #:
Pub Dt:
06/26/2014
Title:
FINFET DEVICE
84
Patent #:
Issue Dt:
08/19/2014
Application #:
14191626
Filing Dt:
02/27/2014
Publication #:
Pub Dt:
06/26/2014
Title:
DEVICE STRUCTURES COMPATIBLE WITH FIN-TYPE FIELD-EFFECT TRANSISTOR TECHNOLOGIES
85
Patent #:
Issue Dt:
12/29/2015
Application #:
14191759
Filing Dt:
02/27/2014
Publication #:
Pub Dt:
06/26/2014
Title:
APPARATUS AND METHOD FOR REMOVING A CMP PAD FROM A PLATEN
86
Patent #:
NONE
Issue Dt:
Application #:
14191767
Filing Dt:
02/27/2014
Publication #:
Pub Dt:
06/26/2014
Title:
OVERHEAD SUBSTRATE HANDLING AND STORAGE SYSTEM
87
Patent #:
Issue Dt:
11/03/2015
Application #:
14191857
Filing Dt:
02/27/2014
Publication #:
Pub Dt:
08/27/2015
Title:
REDUCING THERMAL ENERGY TRANSFER DURING CHIP-JOIN PROCESSING
88
Patent #:
Issue Dt:
05/26/2015
Application #:
14194036
Filing Dt:
02/28/2014
Publication #:
Pub Dt:
06/26/2014
Title:
ADVANCED LOW K CAP FILM FORMATION PROCESS FOR NANO ELECTRONIC DEVICES
89
Patent #:
Issue Dt:
01/05/2016
Application #:
14194762
Filing Dt:
03/02/2014
Publication #:
Pub Dt:
06/26/2014
Title:
HYBRID CMOS NANOWIRE MESH DEVICE AND FINFET DEVICE
90
Patent #:
Issue Dt:
06/09/2015
Application #:
14194766
Filing Dt:
03/02/2014
Publication #:
Pub Dt:
06/26/2014
Title:
HYBRID CMOS NANOWIRE MESH DEVICE AND PDSOI DEVICE
91
Patent #:
Issue Dt:
09/29/2015
Application #:
14195344
Filing Dt:
03/03/2014
Publication #:
Pub Dt:
09/03/2015
Title:
METHODS OF FORMING FINS FOR FINFET SEMICONDUCTOR DEVICES AND SELECTIVELY REMOVING SOME OF THE FINS BY PERFORMING A CYCLICAL FIN CUTTING PROCESS
92
Patent #:
Issue Dt:
01/03/2017
Application #:
14195484
Filing Dt:
03/03/2014
Publication #:
Pub Dt:
09/03/2015
Title:
METHODS OF FORMING DIFFERENT SPACER STRUCTURES ON INTEGRATED CIRCUIT PRODUCTS HAVING DIFFERING GATE PITCH DIMENSIONS AND THE RESULTING PRODUCTS
93
Patent #:
NONE
Issue Dt:
Application #:
14195884
Filing Dt:
03/04/2014
Publication #:
Pub Dt:
09/10/2015
Title:
REPLACEMENT FIN ISOLATION IN A SEMICONDUCTOR DEVICE
94
Patent #:
Issue Dt:
05/03/2016
Application #:
14195932
Filing Dt:
03/04/2014
Publication #:
Pub Dt:
09/10/2015
Title:
METHOD FOR FABRICATING INTEGRATED CIRCUITS INCLUDING CONTACTS FOR METAL RESISTORS
95
Patent #:
Issue Dt:
10/27/2015
Application #:
14195952
Filing Dt:
03/04/2014
Publication #:
Pub Dt:
09/10/2015
Title:
ELECTRICAL FUSE WITH BOTTOM CONTACTS
96
Patent #:
Issue Dt:
05/17/2016
Application #:
14196835
Filing Dt:
03/04/2014
Publication #:
Pub Dt:
07/03/2014
Title:
ANTIFERROMAGNETIC STORAGE DEVICE
97
Patent #:
NONE
Issue Dt:
Application #:
14196842
Filing Dt:
03/04/2014
Publication #:
Pub Dt:
09/10/2015
Title:
INTEGRATED CIRCUITS WITH A COPPER AND MANGANESE COMPONENT AND METHODS FOR PRODUCING SUCH INTEGRATED CIRCUITS
98
Patent #:
Issue Dt:
12/08/2015
Application #:
14196931
Filing Dt:
03/04/2014
Publication #:
Pub Dt:
09/10/2015
Title:
METHODS FOR FABRICATING INTEGRATED CIRCUITS INCLUDING SELECTIVELY FORMING AND REMOVING FIN STRUCTURES
99
Patent #:
NONE
Issue Dt:
Application #:
14197267
Filing Dt:
03/05/2014
Publication #:
Pub Dt:
09/10/2015
Title:
FORMING SOURCE/DRAIN REGIONS WITH SINGLE RETICLE AND RESULTING DEVICE
100
Patent #:
NONE
Issue Dt:
Application #:
14197366
Filing Dt:
03/05/2014
Publication #:
Pub Dt:
01/08/2015
Title:
SHOPPING OPTIMIZER
Assignor
1
Exec Dt:
11/17/2020
Assignee
1
440 STONE BREAK ROAD EXTENSION
MALTA, NEW YORK 12020
Correspondence name and address
BENJAMIN PETERSEN
1460 EL CAMINO REAL, 2ND FLOOR
SHEARMAN & STERLING LLP
MENLO PARK, CA 94025

Search Results as of: 05/09/2024 04:00 PM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT