skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:056987/0001   Pages: 1045
Recorded: 05/12/2021
Attorney Dkt #:37188/13
Conveyance: RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS).
1
Patent #:
NONE
Issue Dt:
Application #:
14197686
Filing Dt:
03/05/2014
Publication #:
Pub Dt:
09/10/2015
Title:
METHODS OF FORMING A NON-PLANAR ULTRA-THIN BODY DEVICE
2
Patent #:
Issue Dt:
10/28/2014
Application #:
14197762
Filing Dt:
03/05/2014
Publication #:
Pub Dt:
07/03/2014
Title:
STRUCTURE FOR SELF-ALIGNED SILICIDE CONTACTS TO AN UPSIDE-DOWN FET BY EPITAXIAL SOURCE AND DRAIN
3
Patent #:
Issue Dt:
10/25/2016
Application #:
14198711
Filing Dt:
03/06/2014
Publication #:
Pub Dt:
09/10/2015
Title:
MECHANICALLY ANCHORED BACKSIDE C4 PAD
4
Patent #:
Issue Dt:
10/27/2015
Application #:
14200104
Filing Dt:
03/07/2014
Publication #:
Pub Dt:
09/10/2015
Title:
FINFET FORMATION WITH LATE FIN REVEAL
5
Patent #:
Issue Dt:
04/12/2016
Application #:
14200197
Filing Dt:
03/07/2014
Publication #:
Pub Dt:
09/10/2015
Title:
CONFORMAL NITRIDATION OF ONE OR MORE FIN-TYPE TRANSISTOR LAYERS
6
Patent #:
Issue Dt:
08/09/2016
Application #:
14200737
Filing Dt:
03/07/2014
Publication #:
Pub Dt:
09/10/2015
Title:
METHODS OF FORMING STRESSED CHANNEL REGIONS FOR A FINFET SEMICONDUCTOR DEVICE AND THE RESULTING DEVICE
7
Patent #:
Issue Dt:
07/14/2015
Application #:
14201122
Filing Dt:
03/07/2014
Title:
METHODS TO IMPROVE FINFET SEMICONDUCTOR DEVICE BEHAVIOR USING CO-IMPLANTATION UNDER THE CHANNEL REGION
8
Patent #:
Issue Dt:
01/12/2016
Application #:
14201255
Filing Dt:
03/07/2014
Publication #:
Pub Dt:
09/10/2015
Title:
METHODS OF FORMING A METAL CAP LAYER ON COPPER-BASED CONDUCTIVE STRUCTURES ON AN INTEGRATED CIRCUIT DEVICE
9
Patent #:
Issue Dt:
12/15/2015
Application #:
14202067
Filing Dt:
03/10/2014
Publication #:
Pub Dt:
07/03/2014
Title:
SEMICONDUCTOR DEVICE INCLUDING PASSIVATION LAYER ENCAPSULANT
10
Patent #:
Issue Dt:
09/01/2015
Application #:
14202268
Filing Dt:
03/10/2014
Publication #:
Pub Dt:
09/10/2015
Title:
METHOD TO ETCH CU/TA/TAN SELECTIVELY USING DILUTE AQUEOUS HF/HCL SOLUTION
11
Patent #:
Issue Dt:
07/07/2015
Application #:
14202675
Filing Dt:
03/10/2014
Title:
SCATTEROMETRY FOR NESTED AND ISOLATED STRUCTURES
12
Patent #:
Issue Dt:
03/24/2015
Application #:
14202985
Filing Dt:
03/10/2014
Title:
UNIFORM GATE HEIGHT FOR SEMICONDUCTOR STRUCTURE WITH N AND P TYPE FINS
13
Patent #:
Issue Dt:
09/06/2016
Application #:
14205569
Filing Dt:
03/12/2014
Publication #:
Pub Dt:
09/17/2015
Title:
METHODS OF MODIFYING MASKING RETICLES TO REMOVE FORBIDDEN PITCH REGIONS THEREOF
14
Patent #:
NONE
Issue Dt:
Application #:
14206203
Filing Dt:
03/12/2014
Publication #:
Pub Dt:
09/17/2015
Title:
NON-PLANAR SEMICONDUCTOR DEVICE WITH P-N JUNCTION LOCATED IN SUBSTRATE
15
Patent #:
NONE
Issue Dt:
Application #:
14206438
Filing Dt:
03/12/2014
Publication #:
Pub Dt:
01/01/2015
Title:
Backup Management for a Plurality of Logical Partitions
16
Patent #:
NONE
Issue Dt:
Application #:
14207319
Filing Dt:
03/12/2014
Publication #:
Pub Dt:
07/10/2014
Title:
SYSTEM AND METHOD FOR FORMING AN INDUCTOR WITH LAMINATED YOKE
17
Patent #:
Issue Dt:
11/10/2015
Application #:
14207822
Filing Dt:
03/13/2014
Publication #:
Pub Dt:
09/17/2015
Title:
SEMICONDUCTOR STRUCTURES WITH BRIDGING FILMS AND METHODS OF FABRICATION
18
Patent #:
NONE
Issue Dt:
Application #:
14208423
Filing Dt:
03/13/2014
Publication #:
Pub Dt:
07/10/2014
Title:
PFET DEVICES WITH DIFFERENT STRUCTURES AND PERFORMANCE CHARACTERISTICS
19
Patent #:
NONE
Issue Dt:
Application #:
14210408
Filing Dt:
03/13/2014
Publication #:
Pub Dt:
01/29/2015
Title:
MANAGING ELECTRIC VEHICLE (EV) CHARGING STATION USAGE
20
Patent #:
NONE
Issue Dt:
Application #:
14211479
Filing Dt:
03/14/2014
Publication #:
Pub Dt:
09/17/2015
Title:
TSV WITH END CAP, METHOD AND 3D INTEGRATED CIRCUIT
21
Patent #:
NONE
Issue Dt:
Application #:
14213338
Filing Dt:
03/14/2014
Publication #:
Pub Dt:
04/30/2015
Title:
ACTIVE IMPROVEMENT OF COUPONS BASED UPON CUSTOMER ASSISTED RESOLUTION OF INFORMATION GAPS
22
Patent #:
Issue Dt:
12/29/2015
Application #:
14215398
Filing Dt:
03/17/2014
Publication #:
Pub Dt:
09/17/2015
Title:
STACKED SEMICONDUCTOR DEVICE
23
Patent #:
Issue Dt:
11/17/2015
Application #:
14217572
Filing Dt:
03/18/2014
Publication #:
Pub Dt:
09/24/2015
Title:
JUNCTION BUTTING IN SOI TRANSISTOR WITH EMBEDDED SOURCE/DRAIN
24
Patent #:
Issue Dt:
05/30/2017
Application #:
14217691
Filing Dt:
03/18/2014
Publication #:
Pub Dt:
09/24/2015
Title:
SPLIT WELL ZERO THRESHOLD VOLTAGE FIELD EFFECT TRANSISTOR FOR INTEGRATED CIRCUITS
25
Patent #:
Issue Dt:
12/01/2020
Application #:
14219039
Filing Dt:
03/19/2014
Publication #:
Pub Dt:
09/24/2015
Title:
METHOD FOR FORMING A METAL GATE INCLUDING DE-OXIDATION OF AN OXIDIZED SURFACE OF THE METAL GATE UTILIZING A REDUCING AGENT
26
Patent #:
NONE
Issue Dt:
Application #:
14219059
Filing Dt:
03/19/2014
Publication #:
Pub Dt:
09/24/2015
Title:
PARTIALLY CRYSTALLIZED FIN HARD MASK FOR FIN FIELD-EFFECT-TRANSISTOR (FINFET) DEVICE
27
Patent #:
Issue Dt:
09/13/2016
Application #:
14219193
Filing Dt:
03/19/2014
Publication #:
Pub Dt:
09/24/2015
Title:
DIFFUSION-CONTROLLED SEMICONDUCTOR CONTACT CREATION
28
Patent #:
NONE
Issue Dt:
Application #:
14219258
Filing Dt:
03/19/2014
Publication #:
Pub Dt:
10/30/2014
Title:
ELECTRICAL SOCKET
29
Patent #:
Issue Dt:
01/24/2017
Application #:
14219365
Filing Dt:
03/19/2014
Publication #:
Pub Dt:
09/24/2015
Title:
METHODS OF FORMING REDUCED RESISTANCE LOCAL INTERCONNECT STRUCTURES AND THE RESULTING DEVICES
30
Patent #:
Issue Dt:
12/12/2017
Application #:
14219460
Filing Dt:
03/19/2014
Publication #:
Pub Dt:
10/23/2014
Title:
Cooling System Management
31
Patent #:
Issue Dt:
02/24/2015
Application #:
14219910
Filing Dt:
03/19/2014
Publication #:
Pub Dt:
07/24/2014
Title:
STRAINED SILICON CARBIDE CHANNEL FOR ELECTRON MOBILITY OF NMOS
32
Patent #:
NONE
Issue Dt:
Application #:
14220260
Filing Dt:
03/20/2014
Publication #:
Pub Dt:
09/24/2015
Title:
FABRICATION OF SEMICONDUCTOR STRUCTURES USING OXIDIZED POLYCRYSTALLINE SILICON AS CONFORMAL STOP LAYERS
33
Patent #:
Issue Dt:
06/23/2015
Application #:
14220437
Filing Dt:
03/20/2014
Publication #:
Pub Dt:
07/24/2014
Title:
Method of Forming A Gated Diode Structure for Eliminating RIE Damage From Cap Removal
34
Patent #:
NONE
Issue Dt:
Application #:
14220464
Filing Dt:
03/20/2014
Publication #:
Pub Dt:
02/26/2015
Title:
SYSTEM AND METHOD FOR COMMUNITY BASED MOBILE DEVICE PROFILING
35
Patent #:
Issue Dt:
11/03/2015
Application #:
14221859
Filing Dt:
03/21/2014
Publication #:
Pub Dt:
09/24/2015
Title:
ESTABLISHING A THERMAL PROFILE ACROSS A SEMICONDUCTOR CHIP
36
Patent #:
Issue Dt:
09/09/2014
Application #:
14222931
Filing Dt:
03/24/2014
Publication #:
Pub Dt:
07/24/2014
Title:
AIR-DIELECTRIC FOR SUBTRACTIVE ETCH LINE AND VIA METALLIZATION
37
Patent #:
Issue Dt:
01/12/2016
Application #:
14222999
Filing Dt:
03/24/2014
Publication #:
Pub Dt:
07/24/2014
Title:
ELECTRICAL TEST STRUCTURE FOR DEVICES EMPLOYING HIGH-K DIELECTRICS OR METAL GATES
38
Patent #:
Issue Dt:
02/16/2016
Application #:
14223373
Filing Dt:
03/24/2014
Publication #:
Pub Dt:
09/24/2015
Title:
METHODS OF FORMING ISOLATED CHANNEL REGIONS FOR A FINFET SEMICONDUCTOR DEVICE AND THE RESULTING DEVICE
39
Patent #:
Issue Dt:
06/23/2015
Application #:
14223545
Filing Dt:
03/24/2014
Title:
METHODS OF FORMING ISOLATION MATERIAL ON FINFET SEMICONDUCTOR DEVICES AND THE RESULTING DEVICES
40
Patent #:
Issue Dt:
01/12/2016
Application #:
14223592
Filing Dt:
03/24/2014
Publication #:
Pub Dt:
09/24/2015
Title:
OXIDE MEDIATED EPITAXIAL NICKEL DISILICIDE ALLOY CONTACT FORMATION
41
Patent #:
Issue Dt:
09/06/2016
Application #:
14224099
Filing Dt:
03/25/2014
Publication #:
Pub Dt:
10/01/2015
Title:
PHYSICALLY UNCLONABLE FUSE USING A NOR TYPE MEMORY ARRAY
42
Patent #:
Issue Dt:
04/26/2016
Application #:
14224210
Filing Dt:
03/25/2014
Publication #:
Pub Dt:
10/01/2015
Title:
OPTOELECTRONIC STRUCTURES HAVING MULTI-LEVEL OPTICAL WAVEGUIDES AND METHODS OF FORMING THE STRUCTURES
43
Patent #:
NONE
Issue Dt:
Application #:
14224331
Filing Dt:
03/25/2014
Publication #:
Pub Dt:
07/24/2014
Title:
ASSEMBLY OF ELECTRONIC AND OPTICAL DEVICES
44
Patent #:
Issue Dt:
06/28/2016
Application #:
14224431
Filing Dt:
03/25/2014
Publication #:
Pub Dt:
10/30/2014
Title:
CONTROLLING DATA STORAGE IN AN ARRAY OF STORAGE DEVICES
45
Patent #:
NONE
Issue Dt:
Application #:
14224654
Filing Dt:
03/25/2014
Publication #:
Pub Dt:
05/21/2015
Title:
SYSTEM AND METHOD FOR IDENTIFYING COLLABORATORS ON A SHARED MOBILE DEVICE
46
Patent #:
Issue Dt:
10/04/2016
Application #:
14225529
Filing Dt:
03/26/2014
Publication #:
Pub Dt:
10/01/2015
Title:
SELF-ALIGNED CONTACTS AND METHODS OF FABRICATION
47
Patent #:
NONE
Issue Dt:
Application #:
14225758
Filing Dt:
03/26/2014
Publication #:
Pub Dt:
10/23/2014
Title:
METHOD AND APPARATUS FOR TESTING A STORAGE SYSTEM
48
Patent #:
NONE
Issue Dt:
Application #:
14226024
Filing Dt:
03/26/2014
Publication #:
Pub Dt:
07/24/2014
Title:
FERROELECTRIC RANDOM ACCESS MEMORY WITH OPTIMIZED HARDMASK
49
Patent #:
Issue Dt:
04/26/2016
Application #:
14226176
Filing Dt:
03/26/2014
Publication #:
Pub Dt:
07/24/2014
Title:
SEMICONDUCTOR DEVICE COMPRISING SELF-ALIGNED CONTACT ELEMENTS AND A REPLACEMENT GATE ELECTRODE STRUCTURE
50
Patent #:
Issue Dt:
09/22/2015
Application #:
14226488
Filing Dt:
03/26/2014
Publication #:
Pub Dt:
10/01/2015
Title:
METHODS OF FORMING A FINFET SEMICONDUCTOR DEVICE SO AS TO REDUCE PUNCH-THROUGH LEAKAGE CURRENTS AND THE RESULTING DEVICE
51
Patent #:
Issue Dt:
02/03/2015
Application #:
14226746
Filing Dt:
03/26/2014
Publication #:
Pub Dt:
07/24/2014
Title:
THREE DIMENSIONAL FET DEVICES HAVING DIFFERENT DEVICE WIDTHS
52
Patent #:
Issue Dt:
03/07/2017
Application #:
14226953
Filing Dt:
03/27/2014
Publication #:
Pub Dt:
02/05/2015
Title:
ADHESIVES FOR BONDING HANDLER WAFERS TO DEVICE WAFERS AND ENABLING MID-WAVELENGTH INFRARED LASER ABLATION RELEASE
53
Patent #:
Issue Dt:
08/11/2015
Application #:
14227267
Filing Dt:
03/27/2014
Title:
DUAL EPITAXIAL PROCESS INCLUDING SPACER ADJUSTMENT
54
Patent #:
Issue Dt:
09/30/2014
Application #:
14227398
Filing Dt:
03/27/2014
Publication #:
Pub Dt:
07/31/2014
Title:
MANAGING CONCURRENT ACCESSES TO A CACHE
55
Patent #:
Issue Dt:
12/08/2015
Application #:
14227807
Filing Dt:
03/27/2014
Publication #:
Pub Dt:
07/31/2014
Title:
METHOD FOR REDUCING WETTABILITY OF INTERCONNECT MATERIAL AT CORNER INTERFACE AND DEVICE INCORPORATING SAME
56
Patent #:
Issue Dt:
11/01/2016
Application #:
14228106
Filing Dt:
03/27/2014
Publication #:
Pub Dt:
07/31/2014
Title:
GERMANIUM PHOTODETECTOR SCHOTTKY CONTACT FOR INTEGRATION WITH CMOS AND Si NANOPHOTONICS
57
Patent #:
Issue Dt:
04/26/2016
Application #:
14228611
Filing Dt:
03/28/2014
Publication #:
Pub Dt:
10/01/2015
Title:
METROLOGY PATTERN LAYOUT AND METHOD OF USE THEREOF
58
Patent #:
NONE
Issue Dt:
Application #:
14228890
Filing Dt:
03/28/2014
Publication #:
Pub Dt:
08/21/2014
Title:
COLLECTOR-UP BIPOLAR JUNCTION TRANSISTORS IN BICMOS TECHNOLOGY
59
Patent #:
Issue Dt:
02/24/2015
Application #:
14230039
Filing Dt:
03/31/2014
Publication #:
Pub Dt:
07/31/2014
Title:
METHOD OF FABRICATING ISOLATED CAPACITORS AND STRUCTURE THEREOF
60
Patent #:
Issue Dt:
06/16/2015
Application #:
14230087
Filing Dt:
03/31/2014
Publication #:
Pub Dt:
07/31/2014
Title:
PRE-GATE, SOURCE/DRAIN STRAIN LAYER FORMATION
61
Patent #:
Issue Dt:
02/09/2016
Application #:
14230206
Filing Dt:
03/31/2014
Publication #:
Pub Dt:
07/31/2014
Title:
FORMING STRUCTURES ON RESISTIVE SUBSTRATES
62
Patent #:
Issue Dt:
10/27/2015
Application #:
14231913
Filing Dt:
04/01/2014
Publication #:
Pub Dt:
07/31/2014
Title:
TRIMMING OF DUMMY FILL SHAPES HOLES TO AFFECT NEAR-NEIGHBOR DUMMY FILL SHAPES WITH BUILT-IN OPTICAL PROXIMITY CORRECTIONS FOR SEMICONDUCTOR APPLICATIONS
63
Patent #:
NONE
Issue Dt:
Application #:
14236280
Filing Dt:
01/30/2014
Publication #:
Pub Dt:
11/06/2014
Title:
AUTHENTICATION POLICY ENFORCEMENT
64
Patent #:
Issue Dt:
10/20/2015
Application #:
14242046
Filing Dt:
04/01/2014
Publication #:
Pub Dt:
10/01/2015
Title:
METHODS OF FORMING REPLACEMENT GATE STRUCTURES USING A GATE HEIGHT REGISTER PROCESS TO IMPROVE GATE HEIGHT UNIFORMITY AND THE RESULTING INTEGRATED CIRCUIT PRODUCTS
65
Patent #:
Issue Dt:
07/11/2017
Application #:
14242130
Filing Dt:
04/01/2014
Publication #:
Pub Dt:
10/01/2015
Title:
METHODS OF FORMING FINS FOR FINFET SEMICONDUCTOR DEVICES AND THE SELECTIVE REMOVAL OF SUCH FINS
66
Patent #:
Issue Dt:
05/31/2016
Application #:
14242203
Filing Dt:
04/01/2014
Publication #:
Pub Dt:
07/31/2014
Title:
FLATTENED SUBSTRATE SURFACE FOR SUBSTRATE BONDING
67
Patent #:
Issue Dt:
08/01/2017
Application #:
14242283
Filing Dt:
04/01/2014
Publication #:
Pub Dt:
01/01/2015
Title:
METHOD OF CONSUMER/PRODUCER RAW MATERIAL SELECTION
68
Patent #:
Issue Dt:
10/27/2015
Application #:
14242329
Filing Dt:
04/01/2014
Publication #:
Pub Dt:
10/01/2015
Title:
METHODS OF FORMING SEMICONDUCTOR DEVICES USING A LAYER OF MATERIAL HAVING A PLURALITY OF TRENCHES FORMED THEREIN
69
Patent #:
Issue Dt:
03/29/2016
Application #:
14242416
Filing Dt:
04/01/2014
Publication #:
Pub Dt:
10/01/2015
Title:
SEMICONDUCTOR DEVICES WITH CONTACT STRUCTURES AND A GATE STRUCTURE POSITIONED IN TRENCHES FORMED IN A LAYER OF MATERIAL
70
Patent #:
Issue Dt:
01/26/2016
Application #:
14242472
Filing Dt:
04/01/2014
Publication #:
Pub Dt:
10/01/2015
Title:
METHODS OF FORMING SUBSTANTIALLY DEFECT-FREE, FULLY-STRAINED SILICON-GERMANIUM FINS FOR A FINFET SEMICONDUCTOR DEVICE
71
Patent #:
Issue Dt:
12/20/2016
Application #:
14242529
Filing Dt:
04/01/2014
Publication #:
Pub Dt:
10/01/2015
Title:
METHODS OF REMOVING PORTIONS OF FINS BY PREFORMING A SELECTIVELY ETCHABLE MATERIAL IN THE SUBSTRATE
72
Patent #:
Issue Dt:
10/11/2016
Application #:
14243238
Filing Dt:
04/02/2014
Publication #:
Pub Dt:
07/31/2014
Title:
NEAR-INFRARED ABSORBING FILM COMPOSITIONS
73
Patent #:
Issue Dt:
08/09/2016
Application #:
14243295
Filing Dt:
04/02/2014
Publication #:
Pub Dt:
10/08/2015
Title:
ELECTROSTATIC DISCHARGE PROTECTION CIRCUIT WITH A FAIL-SAFE MECHANISM
74
Patent #:
NONE
Issue Dt:
Application #:
14243398
Filing Dt:
04/02/2014
Publication #:
Pub Dt:
10/08/2015
Title:
MULTI-HEIGHT FIN FIELD EFFECT TRANSISTORS
75
Patent #:
Issue Dt:
02/02/2016
Application #:
14243491
Filing Dt:
04/02/2014
Publication #:
Pub Dt:
10/08/2015
Title:
OVERLAY MARK DEPENDENT DUMMY FILL TO MITIGATE GATE HEIGHT VARIATION
76
Patent #:
NONE
Issue Dt:
Application #:
14243528
Filing Dt:
04/02/2014
Publication #:
Pub Dt:
10/08/2015
Title:
METHOD AND APPRATUS FOR HYBRID TEST PATTERN GENERATION FOR OPC MODEL CALIBRATION
77
Patent #:
NONE
Issue Dt:
Application #:
14243551
Filing Dt:
04/02/2014
Publication #:
Pub Dt:
10/08/2015
Title:
PATTERN MATCHING FOR PREDICTING DEFECT LIMITED YIELD
78
Patent #:
Issue Dt:
10/11/2016
Application #:
14244261
Filing Dt:
04/03/2014
Publication #:
Pub Dt:
10/08/2015
Title:
PROCESSES FOR PREPARING INTEGRATED CIRCUITS WITH IMPROVED SOURCE/DRAIN CONTACT STRUCTURES AND INTEGRATED CIRCUITS PREPARED ACCORDING TO SUCH PROCESSES
79
Patent #:
NONE
Issue Dt:
Application #:
14244322
Filing Dt:
04/03/2014
Publication #:
Pub Dt:
10/08/2015
Title:
INTEGRATED CIRCUITS WITH STRESSED SEMICONDUCTOR SUBSTRATES AND PROCESSES FOR PREPARING INTEGRATED CIRCUITS INCLUDING THE STRESSED SEMICONDUCTOR SUBSTRATES
80
Patent #:
Issue Dt:
04/12/2016
Application #:
14244651
Filing Dt:
04/03/2014
Publication #:
Pub Dt:
10/08/2015
Title:
METHODS FOR FABRICATING INTEGRATED CIRCUITS WITH IMPROVED IMPLANTATION PROCESSES
81
Patent #:
Issue Dt:
07/26/2016
Application #:
14245656
Filing Dt:
04/04/2014
Publication #:
Pub Dt:
10/08/2015
Title:
MULTIPLE THRESHOLD VOLTAGE SEMICONDUCTOR DEVICE
82
Patent #:
Issue Dt:
02/28/2017
Application #:
14245868
Filing Dt:
04/04/2014
Publication #:
Pub Dt:
10/08/2015
Title:
METHODS OF GENERATING CIRCUIT LAYOUTS USING SELF-ALLIGNED DOUBLE PATTERNING (SADP) TECHNIQUES
83
Patent #:
Issue Dt:
05/31/2016
Application #:
14246041
Filing Dt:
04/05/2014
Publication #:
Pub Dt:
08/07/2014
Title:
COMPOSITE FILTRATION MEMBRANES AND METHODS OF PREPARATION THEREOF
84
Patent #:
Issue Dt:
10/18/2016
Application #:
14246197
Filing Dt:
04/07/2014
Publication #:
Pub Dt:
10/08/2015
Title:
METHODS OF CROSS-COUPLING LINE SEGMENTS ON A WAFER
85
Patent #:
Issue Dt:
10/31/2017
Application #:
14246376
Filing Dt:
04/07/2014
Publication #:
Pub Dt:
10/23/2014
Title:
POWER NOISE HISTOGRAM OF A COMPUTER SYSTEM
86
Patent #:
NONE
Issue Dt:
Application #:
14246459
Filing Dt:
04/07/2014
Publication #:
Pub Dt:
10/30/2014
Title:
RESPONDING TO AN UNAVAILABLE COMMUNICATION TARGET DEVICE
87
Patent #:
Issue Dt:
12/01/2015
Application #:
14246476
Filing Dt:
04/07/2014
Publication #:
Pub Dt:
10/08/2015
Title:
TRANSISTOR CONTACTS SELF-ALIGNED IN TWO DIMENSIONS
88
Patent #:
Issue Dt:
07/21/2015
Application #:
14246546
Filing Dt:
04/07/2014
Publication #:
Pub Dt:
08/07/2014
Title:
STRESS ENGINEERED MULTI-LAYERS FOR INTEGRATION OF CMOS AND Si NANOPHOTONICS
89
Patent #:
Issue Dt:
04/11/2017
Application #:
14246983
Filing Dt:
04/07/2014
Publication #:
Pub Dt:
10/08/2015
Title:
INTEGRATED CIRCUITS AND METHODS OF FABRICATION THEREOF
90
Patent #:
NONE
Issue Dt:
Application #:
14247375
Filing Dt:
04/08/2014
Publication #:
Pub Dt:
08/07/2014
Title:
MULTI-LAYER BARRIER LAYER FOR INTERCONNECT STRUCTURE
91
Patent #:
NONE
Issue Dt:
Application #:
14247934
Filing Dt:
04/08/2014
Publication #:
Pub Dt:
02/26/2015
Title:
CONTRACT EROSION AND RENEWAL PREDICTION THROUGH SENTIMENT ANALYSIS
92
Patent #:
Issue Dt:
11/17/2015
Application #:
14248373
Filing Dt:
04/09/2014
Publication #:
Pub Dt:
10/15/2015
Title:
SOLDER BUMP REFLOW BY INDUCTION HEATING
93
Patent #:
Issue Dt:
06/13/2017
Application #:
14248814
Filing Dt:
04/09/2014
Publication #:
Pub Dt:
10/30/2014
Title:
DISTRIBUTION OF ENCRYPTED INFORMATION IN MULTIPLE LOCATIONS
94
Patent #:
Issue Dt:
12/23/2014
Application #:
14249615
Filing Dt:
04/10/2014
Publication #:
Pub Dt:
08/07/2014
Title:
SYSTEMS AND METHODS FOR MANAGING COMPUTING SYSTEMS UTILIZING AUGMENTED REALITY
95
Patent #:
Issue Dt:
12/22/2015
Application #:
14249619
Filing Dt:
04/10/2014
Publication #:
Pub Dt:
08/07/2014
Title:
SYSTEMS AND METHODS FOR MANAGING COMPUTING SYSTEMS UTILIZING AUGMENTED REALITY
96
Patent #:
Issue Dt:
07/28/2015
Application #:
14249765
Filing Dt:
04/10/2014
Publication #:
Pub Dt:
08/07/2014
Title:
Automatic Generation of Wire Tag Lists for a Metal Stack
97
Patent #:
Issue Dt:
01/06/2015
Application #:
14249893
Filing Dt:
04/10/2014
Publication #:
Pub Dt:
10/23/2014
Title:
DATA WRITING METHOD AND PROGRAM FOR TAPE DRIVE
98
Patent #:
Issue Dt:
11/10/2015
Application #:
14250064
Filing Dt:
04/10/2014
Publication #:
Pub Dt:
10/15/2015
Title:
METHODS OF FORMING FINFET DEVICES IN DIFFERENT REGIONS OF AN INTEGRATED CIRCUIT PRODUCT
99
Patent #:
Issue Dt:
07/12/2016
Application #:
14250425
Filing Dt:
04/11/2014
Publication #:
Pub Dt:
05/21/2015
Title:
COOLING APPARATUS WITH DYNAMIC LOAD ADJUSTMENT
100
Patent #:
NONE
Issue Dt:
Application #:
14250554
Filing Dt:
04/11/2014
Publication #:
Pub Dt:
10/30/2014
Title:
ROUTING INFORMATION PROCESSING METHOD, COMPUTER PROGRAM, AND SYSTEM
Assignor
1
Exec Dt:
11/17/2020
Assignee
1
440 STONE BREAK ROAD EXTENSION
MALTA, NEW YORK 12020
Correspondence name and address
BENJAMIN PETERSEN
1460 EL CAMINO REAL, 2ND FLOOR
SHEARMAN & STERLING LLP
MENLO PARK, CA 94025

Search Results as of: 05/09/2024 12:30 PM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT