USPTO Assignments on the Web

	United States Patent and Trademark Office
	Home\|Site Index\|Search\|Guides\|Contacts\|eBusiness\|eBiz alerts\|News\|Help

Assignments on the Web > Patent Query

Patent Assignment Details

NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:	056987/0001			Pages:	1045
		Recorded:	05/12/2021
Attorney Dkt #:	37188/13
Conveyance:	RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS).

Total properties: 18026
Page 151 of 181
Pages: 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181

Patent #:	9362377	Issue Dt:	06/07/2016	Application #:	14633998	Filing Dt:	02/27/2015
Title:	LOW LINE RESISTIVITY AND REPEATABLE METAL RECESS USING CVD COBALT REFLOW

Patent #:	NONE	Issue Dt:		Application #:	14634222	Filing Dt:	02/27/2015
Publication #:	US20150171082	Pub Dt:	06/18/2015
Title:	INTEGRATED CIRCUIT AND METHOD FOR FABRICATING THE SAME HAVING A REPLACEMENT GATE STRUCTURE

Patent #:	NONE	Issue Dt:		Application #:	14634255	Filing Dt:	02/27/2015
Publication #:	US20160254345	Pub Dt:	09/01/2016
Title:	MIM CAPACITOR WITH RESISTOR LAYER AS LOWER PLATE

Patent #:	9552992	Issue Dt:	01/24/2017	Application #:	14634483	Filing Dt:	02/27/2015
Publication #:	US20160254158	Pub Dt:	09/01/2016
Title:	CO-FABRICATION OF NON-PLANAR SEMICONDUCTOR DEVICES HAVING DIFFERENT THRESHOLD VOLTAGES

Patent #:	NONE	Issue Dt:		Application #:	14634820	Filing Dt:	02/28/2015
Publication #:	US20150179536	Pub Dt:	06/25/2015
Title:	CIRCUIT TECHNIQUE TO ELECTRICALLY CHARACTERIZE BLOCK MASK SHIFTS

Patent #:	NONE	Issue Dt:		Application #:	14634978	Filing Dt:	03/02/2015
Publication #:	US20160260794	Pub Dt:	09/08/2016
Title:	COIL INDUCTOR

Patent #:	10008848	Issue Dt:	06/26/2018	Application #:	14635005	Filing Dt:	03/02/2015
Publication #:	US20160261109	Pub Dt:	09/08/2016
Title:	METHOD TO PROTECT SENSITIVE DEVICES FROM ELECTROSTATIC DISCHARGE DAMAGE

Patent #:	NONE	Issue Dt:		Application #:	14635071	Filing Dt:	03/02/2015
Publication #:	US20160260606	Pub Dt:	09/08/2016
Title:	METHODS OF FORMING A MASKING PATTERN AND A SEMICONDUCTOR DEVICE STRUCTURE

Patent #:	9851397	Issue Dt:	12/26/2017	Application #:	14635125	Filing Dt:	03/02/2015
Publication #:	US20160258998	Pub Dt:	09/08/2016
Title:	ELECTROMIGRATION TESTING OF INTERCONNECT ANALOGUES HAVING BOTTOM-CONNECTED SENSORY PINS

Patent #:	NONE	Issue Dt:		Application #:	14636679	Filing Dt:	03/03/2015
Publication #:	US20160260674	Pub Dt:	09/08/2016
Title:	REMOVAL OF INTEGRATED CIRCUIT CHIPS FROM A WAFER

Patent #:	9275898	Issue Dt:	03/01/2016	Application #:	14637442	Filing Dt:	03/04/2015
Title:	METHOD TO IMPROVE SELECTIVITY COBALT CAP PROCESS

Patent #:	NONE	Issue Dt:		Application #:	14637448	Filing Dt:	03/04/2015
Publication #:	US20160260675	Pub Dt:	09/08/2016
Title:	SLOTTED SUBSTRATE FOR DIE ATTACH INTERCONNECTS

Patent #:	9541839	Issue Dt:	01/10/2017	Application #:	14637459	Filing Dt:	03/04/2015
Publication #:	US20160259251	Pub Dt:	09/08/2016
Title:	METHOD AND DEVICE FOR SPLITTING A HIGH-POWER LIGHT BEAM TO PROVIDE SIMULTANEOUS SUB-BEAMS TO PHOTOLITHOGRAPHY SCANNERS

Patent #:	NONE	Issue Dt:		Application #:	14639620	Filing Dt:	03/05/2015
Publication #:	US20160260607	Pub Dt:	09/08/2016
Title:	METHOD OF FORMING A SEMICONDUCTOR STRUCTURE INCLUDING TWO PHOTORESIST EXPOSURE PROCESSES FOR PROVIDING A GATE CUT

Patent #:	9342466	Issue Dt:	05/17/2016	Application #:	14640047	Filing Dt:	03/06/2015
Publication #:	US20150178225	Pub Dt:	06/25/2015
Title:	MULTIPLE VOLUME ENCRYPTION OF STORAGE DEVICES USING SELF ENCRYPTING DRIVE (SED)

Patent #:	9449972	Issue Dt:	09/20/2016	Application #:	14640151	Filing Dt:	03/06/2015
Publication #:	US20160260714	Pub Dt:	09/08/2016
Title:	FERROELECTRIC FINFET

Patent #:	9196700	Issue Dt:	11/24/2015	Application #:	14640698	Filing Dt:	03/06/2015
Publication #:	US20150187901	Pub Dt:	07/02/2015
Title:	MULTI-PLASMA NITRIDATION PROCESS FOR A GATE DIELECTRIC

Patent #:	9252232	Issue Dt:	02/02/2016	Application #:	14640735	Filing Dt:	03/06/2015
Publication #:	US20150179459	Pub Dt:	06/25/2015
Title:	MULTI-PLASMA NITRIDATION PROCESS FOR A GATE DIELECTRIC

Patent #:	NONE	Issue Dt:		Application #:	14640757	Filing Dt:	03/06/2015
Publication #:	US20160260841	Pub Dt:	09/08/2016
Title:	ETSOI WITH REDUCED EXTENSION RESISTANCE

Patent #:	9276118	Issue Dt:	03/01/2016	Application #:	14640851	Filing Dt:	03/06/2015
Publication #:	US20150179789	Pub Dt:	06/25/2015
Title:	FinFET DEVICE HAVING A MERGE SOURCE DRAIN REGION UNDER CONTACT AREAS AND UNMERGED FINS BETWEEN CONTACT AREAS, AND A METHOD OF MANUFACTURING SAME

Patent #:	9401373	Issue Dt:	07/26/2016	Application #:	14641462	Filing Dt:	03/09/2015
Publication #:	US20150187815	Pub Dt:	07/02/2015
Title:	MULTI-FIN FINFETS WITH MERGED-FIN SOURCE/DRAINS AND REPLACEMENT GATES

Patent #:	9324656	Issue Dt:	04/26/2016	Application #:	14641551	Filing Dt:	03/09/2015
Title:	METHODS OF FORMING CONTACTS ON SEMICONDUCTOR DEVICES AND THE RESULTING DEVICES

Patent #:	9412695	Issue Dt:	08/09/2016	Application #:	14641699	Filing Dt:	03/09/2015
Title:	INTERCONNECT STRUCTURES AND METHODS OF FABRICATION

Patent #:	9577099	Issue Dt:	02/21/2017	Application #:	14641917	Filing Dt:	03/09/2015
Publication #:	US20160268413	Pub Dt:	09/15/2016
Title:	DIAMOND SHAPED SOURCE DRAIN EPITAXY WITH UNDERLYING BUFFER LAYER

Patent #:	9379116	Issue Dt:	06/28/2016	Application #:	14642909	Filing Dt:	03/10/2015
Title:	FABRICATION OF A DEEP TRENCH MEMORY CELL

Patent #:	NONE	Issue Dt:		Application #:	14643224	Filing Dt:	03/10/2015
Publication #:	US20150187764	Pub Dt:	07/02/2015
Title:	STACKED CARBON-BASED FETS

Patent #:	NONE	Issue Dt:		Application #:	14643323	Filing Dt:	03/10/2015
Publication #:	US20160266332	Pub Dt:	09/15/2016
Title:	OPTICAL DIE PACKAGING

Patent #:	9583616	Issue Dt:	02/28/2017	Application #:	14643326	Filing Dt:	03/10/2015
Publication #:	US20160268424	Pub Dt:	09/15/2016
Title:	SEMICONDUCTOR STRUCTURE INCLUDING BACKGATE REGIONS AND METHOD FOR THE FORMATION THEREOF

Patent #:	9530869	Issue Dt:	12/27/2016	Application #:	14643409	Filing Dt:	03/10/2015
Publication #:	US20160268399	Pub Dt:	09/15/2016
Title:	METHODS OF FORMING EMBEDDED SOURCE/DRAIN REGIONS ON FINFET DEVICES

Patent #:	9865514	Issue Dt:	01/09/2018	Application #:	14643436	Filing Dt:	03/10/2015
Publication #:	US20150187667	Pub Dt:	07/02/2015
Title:	INLINE MEASUREMENT OF THROUGH-SILICON VIA DEPTH

Patent #:	9899268	Issue Dt:	02/20/2018	Application #:	14644269	Filing Dt:	03/11/2015
Publication #:	US20160268171	Pub Dt:	09/15/2016
Title:	CAP LAYER FOR SPACER-CONSTRAINED EPITAXIALLY GROWN MATERIAL ON FINS OF A FINFET DEVICE

Patent #:	NONE	Issue Dt:		Application #:	14644416	Filing Dt:	03/11/2015
Publication #:	US20150189743	Pub Dt:	07/02/2015
Title:	PHOTO-PATTERNABLE DIELECTRIC MATERIALS AND FORMULATIONS AND METHODS OF USE

Patent #:	9543441	Issue Dt:	01/10/2017	Application #:	14645121	Filing Dt:	03/11/2015
Publication #:	US20160268435	Pub Dt:	09/15/2016
Title:	METHODS, APPARATUS AND SYSTEM FOR FABRICATING HIGH PERFORMANCE FINFET DEVICE

Patent #:	9251825	Issue Dt:	02/02/2016	Application #:	14645350	Filing Dt:	03/11/2015
Publication #:	US20150187379	Pub Dt:	07/02/2015
Title:	BACKWARD COMPATIBLE HEAD FOR QUASI-STATIC TILTED READING AND/OR RECORDING

Patent #:	10032870	Issue Dt:	07/24/2018	Application #:	14645449	Filing Dt:	03/12/2015
Publication #:	US20160268123	Pub Dt:	09/15/2016
Title:	LOW DEFECT III-V SEMICONDUCTOR TEMPLATE ON POROUS SILICON

Patent #:	NONE	Issue Dt:		Application #:	14645477	Filing Dt:	03/12/2015
Publication #:	US20160268378	Pub Dt:	09/15/2016
Title:	INTEGRATED STRAINED FIN AND RELAXED FIN

Patent #:	9696376	Issue Dt:	07/04/2017	Application #:	14645541	Filing Dt:	03/12/2015
Publication #:	US20160266200	Pub Dt:	09/15/2016
Title:	LEAKAGE TESTING OF INTEGRATED CIRCUITS USING A LOGARITHMIC TRANSDUCER AND A VOLTMETER

Patent #:	9142513	Issue Dt:	09/22/2015	Application #:	14645598	Filing Dt:	03/12/2015
Publication #:	US20150187702	Pub Dt:	07/02/2015
Title:	MIDDLE-OF-THE-LINE CONSTRUCTS USING DIFFUSION CONTACT STRUCTURES

Patent #:	9844124	Issue Dt:	12/12/2017	Application #:	14645871	Filing Dt:	03/12/2015
Publication #:	US20160270200	Pub Dt:	09/15/2016
Title:	METHOD, APPARATUS AND SYSTEM FOR USING FREE-ELECTRON LASER COMPATIBLE EUV BEAM FOR SEMICONDUCTOR WAFER METROLOGY

Patent #:	9640533	Issue Dt:	05/02/2017	Application #:	14656412	Filing Dt:	03/12/2015
Publication #:	US20160268257	Pub Dt:	09/15/2016
Title:	METHODS, APPARATUS AND SYSTEM FOR PROVIDING SOURCE-DRAIN EPITAXY LAYER WITH LATERAL OVER-GROWTH SUPPRESSION

Patent #:	9337340	Issue Dt:	05/10/2016	Application #:	14656649	Filing Dt:	03/12/2015
Publication #:	US20150187947	Pub Dt:	07/02/2015
Title:	FINFET WITH ACTIVE REGION SHAPED STRUCTURES AND CHANNEL SEPARATION

Patent #:	9960257	Issue Dt:	05/01/2018	Application #:	14656671	Filing Dt:	03/12/2015
Publication #:	US20160268400	Pub Dt:	09/15/2016
Title:	COMMON FABRICATION OF MULTIPLE FINFETs WITH DIFFERENT CHANNEL HEIGHTS

Patent #:	9484297	Issue Dt:	11/01/2016	Application #:	14656770	Filing Dt:	03/13/2015
Publication #:	US20160268195	Pub Dt:	09/15/2016
Title:	SEMICONDUCTOR DEVICE HAVING NON-MAGNETIC SINGLE CORE INDUCTOR AND METHOD OF PRODUCING THE SAME

Patent #:	9581644	Issue Dt:	02/28/2017	Application #:	14656790	Filing Dt:	03/13/2015
Publication #:	US20150276872	Pub Dt:	10/01/2015
Title:	DIGITAL IC SIMULATION

Patent #:	9170338	Issue Dt:	10/27/2015	Application #:	14657864	Filing Dt:	03/13/2015
Publication #:	US20150253438	Pub Dt:	09/10/2015
Title:	CHARGE SENSORS USING INVERTED LATERAL BIPOLAR JUNCTION TRANSISTORS

Patent #:	9324713	Issue Dt:	04/26/2016	Application #:	14658279	Filing Dt:	03/16/2015
Title:	ELIMINATING FIELD OXIDE LOSS PRIOR TO FINFET SOURCE/DRAIN EPITAXIAL GROWTH

Patent #:	NONE	Issue Dt:		Application #:	14658361	Filing Dt:	03/16/2015
Publication #:	US20160276428	Pub Dt:	09/22/2016
Title:	HIGH-VOLTAGE TRANSISTOR DEVICE

Patent #:	9250890	Issue Dt:	02/02/2016	Application #:	14658587	Filing Dt:	03/16/2015
Publication #:	US20150186130	Pub Dt:	07/02/2015
Title:	OPTIMIZING PERFORMANCE OF A COMPUTER SYSTEM IN RESPONSE TO A SOFTWARE CHANGE

Patent #:	NONE	Issue Dt:		Application #:	14658898	Filing Dt:	03/16/2015
Publication #:	US20150194496	Pub Dt:	07/09/2015
Title:	CONTACT RESISTANCE REDUCTION IN FINFETS

Patent #:	NONE	Issue Dt:		Application #:	14658975	Filing Dt:	03/16/2015
Publication #:	US20150187881	Pub Dt:	07/02/2015
Title:	CONTACT RESISTANCE REDUCTION IN FINFETS

Patent #:	9559284	Issue Dt:	01/31/2017	Application #:	14659749	Filing Dt:	03/17/2015
Publication #:	US20160276570	Pub Dt:	09/22/2016
Title:	SILICIDED NANOWIRES FOR NANOBRIDGE WEAK LINKS

Patent #:	9772371	Issue Dt:	09/26/2017	Application #:	14659793	Filing Dt:	03/17/2015
Publication #:	US20150185277	Pub Dt:	07/02/2015
Title:	VOLTAGE-DRIVEN INTELLIGENT CHARACTERIZATION BENCH FOR SEMICONDUCTOR

Patent #:	10068895	Issue Dt:	09/04/2018	Application #:	14661202	Filing Dt:	03/18/2015
Publication #:	US20160276336	Pub Dt:	09/22/2016
Title:	TRANSISTORS PATTERNED WITH ELECTROSTATIC DISCHARGE PROTECTION AND METHODS OF FABRICATION

Patent #:	9418745	Issue Dt:	08/16/2016	Application #:	14661383	Filing Dt:	03/18/2015
Title:	REBALANCING IN TWIN CELL MEMORY SCHEMES TO ENABLE MULTIPLE WRITES

Patent #:	9397158	Issue Dt:	07/19/2016	Application #:	14662468	Filing Dt:	03/19/2015
Publication #:	US20150194484	Pub Dt:	07/09/2015
Title:	Fabricating Shallow-Trench Isolation Semiconductor Devices To Reduce Or Eliminate Oxygen Diffusion

Patent #:	9865603	Issue Dt:	01/09/2018	Application #:	14662734	Filing Dt:	03/19/2015
Publication #:	US20160276350	Pub Dt:	09/22/2016
Title:	TRANSISTOR STRUCTURE HAVING N-TYPE AND P-TYPE ELONGATED REGIONS INTERSECTING UNDER COMMON GATE

Patent #:	9484402	Issue Dt:	11/01/2016	Application #:	14662743	Filing Dt:	03/19/2015
Publication #:	US20150194334	Pub Dt:	07/09/2015
Title:	Fabricating Shallow-Trench Isolation Semiconductor Devices To Reduce Or Eliminate Oxygen Diffusion

Patent #:	NONE	Issue Dt:		Application #:	14663256	Filing Dt:	03/19/2015
Publication #:	US20150325647	Pub Dt:	11/12/2015
Title:	INTEGRATED CIRCUIT (IC) CHIP HAVING BOTH METAL AND SILICON GATE FIELD EFFECT TRANSISTORs (FETs) AND METHOD OF MANUFACTURE

Patent #:	9295166	Issue Dt:	03/22/2016	Application #:	14663754	Filing Dt:	03/20/2015
Publication #:	US20150194408	Pub Dt:	07/09/2015
Title:	DOUBLE SOLDER BUMPS ON SUBSTRATES FOR LOW TEMPERATURE FLIP CHIP BONDING

Patent #:	9095081	Issue Dt:	07/28/2015	Application #:	14663806	Filing Dt:	03/20/2015
Publication #:	US20150195920	Pub Dt:	07/09/2015
Title:	DOUBLE SOLDER BUMPS ON SUBSTRATES FOR LOW TEMPERATURE FLIP CHIP BONDING

Patent #:	9343407	Issue Dt:	05/17/2016	Application #:	14664036	Filing Dt:	03/20/2015
Publication #:	US20150194385	Pub Dt:	07/09/2015
Title:	METHOD TO FABRICATE COPPER WIRING STRUCTURES AND STRUCTURES FORMED THEREBY

Patent #:	9337264	Issue Dt:	05/10/2016	Application #:	14664435	Filing Dt:	03/20/2015
Publication #:	US20150194487	Pub Dt:	07/09/2015
Title:	Process for Forming a Surrounding Gate for a Nanowire Using a Sacrificial Patternable Dielectric

Patent #:	9548136	Issue Dt:	01/17/2017	Application #:	14664959	Filing Dt:	03/23/2015
Publication #:	US20160284421	Pub Dt:	09/29/2016
Title:	METHOD TO IDENTIFY EXTRINSIC SRAM BITS FOR FAILURE ANALYSIS BASED ON FAIL COUNT VOLTAGE RESPONSE

Patent #:	9397073	Issue Dt:	07/19/2016	Application #:	14664970	Filing Dt:	03/23/2015
Title:	METHOD OF USING A BACK-END-OF-LINE CONNECTION STRUCTURE TO DISTRIBUTE CURRENT EVENLY AMONG MULTIPLE TSVS IN A SERIES FOR DELIVERY TO A TOP DIE

Patent #:	9754067	Issue Dt:	09/05/2017	Application #:	14665242	Filing Dt:	03/23/2015
Publication #:	US20150347667	Pub Dt:	12/03/2015
Title:	METHOD OF CHECKING THE LAYOUT INTEGRITY

Patent #:	NONE	Issue Dt:		Application #:	14665432	Filing Dt:	03/23/2015
Publication #:	US20150192818	Pub Dt:	07/09/2015
Title:	LIQUID CRYSTAL INTEGRATED CIRCUIT AND METHOD TO FABRICATE SAME

Patent #:	NONE	Issue Dt:		Application #:	14666420	Filing Dt:	03/24/2015
Publication #:	US20160284392	Pub Dt:	09/29/2016
Title:	MEMORY CELL, MEMORY DEVICE INCLUDING A PLURALITY OF MEMORY CELLS AND METHOD INCLUDING READ AND WRITE OPERATIONS AT A MEMORY CELL

Patent #:	NONE	Issue Dt:		Application #:	14666590	Filing Dt:	03/24/2015
Publication #:	US20150194173	Pub Dt:	07/09/2015
Title:	TAPE HEAD WITH TAPE-BEARING SURFACE EXHIBITING AN ARRAY OF PROTRUDING TOPOGRAPHIC FEATURES

Patent #:	9391860	Issue Dt:	07/12/2016	Application #:	14667174	Filing Dt:	03/24/2015
Publication #:	US20150195168	Pub Dt:	07/09/2015
Title:	SYSTEMS AND METHODS FOR MANAGING COMPUTING SYSTEMS UTILIZING AUGMENTED REALITY

Patent #:	9735012	Issue Dt:	08/15/2017	Application #:	14667778	Filing Dt:	03/25/2015
Publication #:	US20160284549	Pub Dt:	09/29/2016
Title:	SHORT-CHANNEL NFET DEVICE

Patent #:	NONE	Issue Dt:		Application #:	14667872	Filing Dt:	03/25/2015
Publication #:	US20160284846	Pub Dt:	09/29/2016
Title:	FORMING TUNNELING FIELD-EFFECT TRANSISTOR WITH STACKING FAULT AND RESULTING DEVICE

Patent #:	9913405	Issue Dt:	03/06/2018	Application #:	14668017	Filing Dt:	03/25/2015
Publication #:	US20160286686	Pub Dt:	09/29/2016
Title:	GLASS INTERPOSER WITH EMBEDDED THERMOELECTRIC DEVICES

Patent #:	9269589	Issue Dt:	02/23/2016	Application #:	14668018	Filing Dt:	03/25/2015
Publication #:	US20150200107	Pub Dt:	07/16/2015
Title:	DENSE FINFET SRAM

Patent #:	9585257	Issue Dt:	02/28/2017	Application #:	14668031	Filing Dt:	03/25/2015
Publication #:	US20160286660	Pub Dt:	09/29/2016
Title:	METHOD OF FORMING A GLASS INTERPOSER WITH THERMAL VIAS

Patent #:	9460969	Issue Dt:	10/04/2016	Application #:	14669055	Filing Dt:	03/26/2015
Publication #:	US20160284602	Pub Dt:	09/29/2016
Title:	MACRO TO MONITOR N-P BUMP

Patent #:	NONE	Issue Dt:		Application #:	14669213	Filing Dt:	03/26/2015
Publication #:	US20150200093	Pub Dt:	07/16/2015
Title:	HARDMASK CAPPING LAYER

Patent #:	9496185	Issue Dt:	11/15/2016	Application #:	14670800	Filing Dt:	03/27/2015
Publication #:	US20160284607	Pub Dt:	09/29/2016
Title:	DUAL CHANNEL FINFET WITH RELAXED PFET REGION

Patent #:	9111999	Issue Dt:	08/18/2015	Application #:	14671027	Filing Dt:	03/27/2015
Publication #:	US20150200131	Pub Dt:	07/16/2015
Title:	TECHNIQUE FOR REDUCING PLASMA-INDUCED ETCH DAMAGE DURING THE FORMATION OF VIAS IN INTERLAYER DIELECTRICS BY MODIFIED RF POWER RAMP-UP

Patent #:	10103070	Issue Dt:	10/16/2018	Application #:	14671265	Filing Dt:	03/27/2015
Publication #:	US20160284609	Pub Dt:	09/29/2016
Title:	DYNAMIC INTEGRATED CIRCUIT FABRICATION METHODS

Patent #:	9324350	Issue Dt:	04/26/2016	Application #:	14671819	Filing Dt:	03/27/2015
Publication #:	US20150206546	Pub Dt:	07/23/2015
Title:	HIGH DENSITY TIMING BASED SERVO FORMAT FOR USE WITH TILTED TRANSDUCER ARRAYS

Patent #:	9378948	Issue Dt:	06/28/2016	Application #:	14672157	Filing Dt:	03/28/2015
Publication #:	US20150206744	Pub Dt:	07/23/2015
Title:	FINFET STRUCTURES HAVING SILICON GERMANIUM AND SILICON FINS

Patent #:	NONE	Issue Dt:		Application #:	14672160	Filing Dt:	03/28/2015
Publication #:	US20150206904	Pub Dt:	07/23/2015
Title:	FINFET STRUCTURES HAVING SILICON GERMANIUM AND SILICON FINS

Patent #:	9851398	Issue Dt:	12/26/2017	Application #:	14673185	Filing Dt:	03/30/2015
Publication #:	US20160291084	Pub Dt:	10/06/2016
Title:	VIA LEAKAGE AND BREAKDOWN TESTING

Patent #:	9348706	Issue Dt:	05/24/2016	Application #:	14673926	Filing Dt:	03/31/2015
Publication #:	US20150205683	Pub Dt:	07/23/2015
Title:	MAINTAINING A CLUSTER OF VIRTUAL MACHINES

Patent #:	9224843	Issue Dt:	12/29/2015	Application #:	14673958	Filing Dt:	03/31/2015
Publication #:	US20150206959	Pub Dt:	07/23/2015
Title:	FORMATION OF A HIGH ASPECT RATIO TRENCH IN A SEMICONDUCTOR SUBSTRATE AND A BIPOLAR SEMICONDUCTOR DEVICE HAVING A HIGH ASPECT RATIO TRENCH ISOLATION REGION

Patent #:	9425106	Issue Dt:	08/23/2016	Application #:	14674108	Filing Dt:	03/31/2015
Title:	METHODS OF PERFORMING FIN CUT ETCH PROCESSES FOR TAPER FINFET SEMICONDUCTOR DEVICES AND THE RESULTING DEVICES

Patent #:	9535319	Issue Dt:	01/03/2017	Application #:	14674157	Filing Dt:	03/31/2015
Publication #:	US20160291457	Pub Dt:	10/06/2016
Title:	RETICLE, SYSTEM COMPRISING A PLURALITY OF RETICLES AND METHOD FOR THE FORMATION THEREOF

Patent #:	NONE	Issue Dt:		Application #:	14674242	Filing Dt:	03/31/2015
Publication #:	US20150205174	Pub Dt:	07/23/2015
Title:	LIQUID CRYSTAL INTEGRATED CIRCUIT AND METHOD TO FABRICATE SAME

Patent #:	9502286	Issue Dt:	11/22/2016	Application #:	14674460	Filing Dt:	03/31/2015
Publication #:	US20160163585	Pub Dt:	06/09/2016
Title:	METHODS OF FORMING SELF-ALIGNED CONTACT STRUCTURES ON SEMICONDUCTOR DEVICES AND THE RESULTING DEVICES

Patent #:	9471743	Issue Dt:	10/18/2016	Application #:	14674571	Filing Dt:	03/31/2015
Publication #:	US20160292342	Pub Dt:	10/06/2016
Title:	PREDICTING PROCESS FAIL LIMITS

Patent #:	9437481	Issue Dt:	09/06/2016	Application #:	14674792	Filing Dt:	03/31/2015
Publication #:	US20160163584	Pub Dt:	06/09/2016
Title:	SELF-ALIGNED DOUBLE PATTERNING PROCESS FOR TWO DIMENSIONAL PATTERNS

Patent #:	9615248	Issue Dt:	04/04/2017	Application #:	14674859	Filing Dt:	03/31/2015
Publication #:	US20160295401	Pub Dt:	10/06/2016
Title:	ANONYMOUS VEHICLE COMMUNICATION PROTOCOL IN VEHICLE-TO-VEHICLE NETWORKS

Patent #:	9362181	Issue Dt:	06/07/2016	Application #:	14674924	Filing Dt:	03/31/2015
Publication #:	US20160163604	Pub Dt:	06/09/2016
Title:	METHODS OF FORMING DIFFUSION BREAKS ON INTEGRATED CIRCUIT PRODUCTS COMPRISED OF FINFET DEVICES AND THE RESULTING PRODUCTS

Patent #:	9579608	Issue Dt:	02/28/2017	Application #:	14675316	Filing Dt:	03/31/2015
Publication #:	US20150202575	Pub Dt:	07/23/2015
Title:	COMPOSITE MEMBRANES AND METHODS OF PREPARATION THEREOF

Patent #:	9443956	Issue Dt:	09/13/2016	Application #:	14675880	Filing Dt:	04/01/2015
Publication #:	US20160163816	Pub Dt:	06/09/2016
Title:	METHOD FOR FORMING AIR GAP STRUCTURE USING CARBON-CONTAINING SPACER

Patent #:	9455198	Issue Dt:	09/27/2016	Application #:	14676034	Filing Dt:	04/01/2015
Title:	METHODS OF REMOVING FINS SO AS TO FORM ISOLATION STRUCTURES ON PRODUCTS THAT INCLUDE FINFET SEMICONDUCTOR DEVICES

Patent #:	9449835	Issue Dt:	09/20/2016	Application #:	14676097	Filing Dt:	04/01/2015
Publication #:	US20160163555	Pub Dt:	06/09/2016
Title:	METHODS OF FORMING FEATURES HAVING DIFFERING PITCH SPACING AND CRITICAL DIMENSIONS

Patent #:	9406676	Issue Dt:	08/02/2016	Application #:	14676165	Filing Dt:	04/01/2015
Publication #:	US20160190130	Pub Dt:	06/30/2016
Title:	METHOD FOR FORMING SINGLE DIFFUSION BREAKS BETWEEN FINFET DEVICES AND THE RESULTING DEVICES

Patent #:	9406803	Issue Dt:	08/02/2016	Application #:	14676239	Filing Dt:	04/01/2015
Publication #:	US20160190323	Pub Dt:	06/30/2016
Title:	FINFET DEVICE INCLUDING A UNIFORM SILICON ALLOY FIN

100

Patent #:	9287130	Issue Dt:	03/15/2016	Application #:	14676345	Filing Dt:	04/01/2015
Title:	METHOD FOR SINGLE FIN CUTS USING SELECTIVE ION IMPLANTS

Assignor

WILMINGTON TRUST, NATIONAL ASSOCIATION

Exec Dt:

11/17/2020

Assignee

GLOBALFOUNDRIES U.S. INC.

440 STONE BREAK ROAD EXTENSION

MALTA, NEW YORK 12020

Correspondence name and address
	BENJAMIN PETERSEN
	1460 EL CAMINO REAL, 2ND FLOOR
	SHEARMAN & STERLING LLP
	MENLO PARK, CA 94025

Search Results as of: 05/09/2024 11:08 AM

If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6

Web interface last modified: August 25, 2017 v.2.6