USPTO Assignments on the Web

	United States Patent and Trademark Office
	Home\|Site Index\|Search\|Guides\|Contacts\|eBusiness\|eBiz alerts\|News\|Help

Assignments on the Web > Patent Query

Patent Assignment Details

NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:	056987/0001			Pages:	1045
		Recorded:	05/12/2021
Attorney Dkt #:	37188/13
Conveyance:	RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS).

Total properties: 18026
Page 153 of 181
Pages: 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181

Patent #:	NONE	Issue Dt:		Application #:	14706495	Filing Dt:	05/07/2015
Publication #:	US20150241385	Pub Dt:	08/27/2015
Title:	SOLID STATE NANOPORE DEVICES AND METHODS OF MANUFACTURE

Patent #:	NONE	Issue Dt:		Application #:	14707775	Filing Dt:	05/08/2015
Publication #:	US20150249125	Pub Dt:	09/03/2015
Title:	BURIED-CHANNEL FIELD-EFFECT TRANSISTORS

Patent #:	NONE	Issue Dt:		Application #:	14707822	Filing Dt:	05/08/2015
Publication #:	US20150249015	Pub Dt:	09/03/2015
Title:	ENABLING ENHANCED RELIABILITY AND MOBILITY FOR REPLACEMENT GATE PLANAR AND FINFET STRUCTURES

Patent #:	9577065	Issue Dt:	02/21/2017	Application #:	14707923	Filing Dt:	05/08/2015
Publication #:	US20150243497	Pub Dt:	08/27/2015
Title:	BACK-END TRANSISTORS WITH HIGHLY DOPED LOW-TEMPERATURE CONTACTS

Patent #:	NONE	Issue Dt:		Application #:	14708350	Filing Dt:	05/11/2015
Publication #:	US20150243625	Pub Dt:	08/27/2015
Title:	JOINING A CHIP TO A SUBSTRATE WITH SOLDER ALLOYS HAVING DIFFERENT REFLOW TEMPERATURES

Patent #:	9236479	Issue Dt:	01/12/2016	Application #:	14708405	Filing Dt:	05/11/2015
Publication #:	US20150249152	Pub Dt:	09/03/2015
Title:	METHODS OF FORMING REPLACEMENT GATE STRUCTURES AND FINS ON FINFET DEVICES AND THE RESULTING DEVICES

Patent #:	9471462	Issue Dt:	10/18/2016	Application #:	14708753	Filing Dt:	05/11/2015
Publication #:	US20150242302	Pub Dt:	08/27/2015
Title:	PROACTIVE RISK ANALYSIS AND GOVERNANCE OF UPGRADE PROCESS

Patent #:	9589854	Issue Dt:	03/07/2017	Application #:	14709889	Filing Dt:	05/12/2015
Publication #:	US20160336240	Pub Dt:	11/17/2016
Title:	ALIGNMENT MONITORING STRUCTURE AND ALIGNMENT MONITORING METHOD FOR SEMICONDUCTOR DEVICES

Patent #:	9570430	Issue Dt:	02/14/2017	Application #:	14709924	Filing Dt:	05/12/2015
Publication #:	US20150333035	Pub Dt:	11/19/2015
Title:	ARTICLES INCLUDING BONDED METAL STRUCTURES AND METHODS OF PREPARING THE SAME

Patent #:	9449881	Issue Dt:	09/20/2016	Application #:	14710053	Filing Dt:	05/12/2015
Title:	METHODS OF FORMING FINS FOR FINFET SEMICONDUCTOR DEVICES AND THE RESULTING DEVICES

Patent #:	NONE	Issue Dt:		Application #:	14710204	Filing Dt:	05/12/2015
Publication #:	US20150243888	Pub Dt:	08/27/2015
Title:	RESISTIVE RANDOM ACCESS MEMORY DEVICES WITH EXTREMELY REACTIVE CONTACTS

Patent #:	9490168	Issue Dt:	11/08/2016	Application #:	14710894	Filing Dt:	05/13/2015
Publication #:	US20160336225	Pub Dt:	11/17/2016
Title:	VIA FORMATION USING SIDEWALL IMAGE TRANSFER PROCESS TO DEFINE LATERAL DIMENSION

Patent #:	9214427	Issue Dt:	12/15/2015	Application #:	14710935	Filing Dt:	05/13/2015
Publication #:	US20150243601	Pub Dt:	08/27/2015
Title:	METHOD OF SELF-CORRECTING POWER GRID FOR SEMICONDUCTOR STRUCTURES

Patent #:	9236482	Issue Dt:	01/12/2016	Application #:	14711029	Filing Dt:	05/13/2015
Publication #:	US20150243789	Pub Dt:	08/27/2015
Title:	SEMICONDUCTOR DEVICE WITH FIELD-INDUCING STRUCTURE

Patent #:	9224837	Issue Dt:	12/29/2015	Application #:	14711069	Filing Dt:	05/13/2015
Publication #:	US20150243765	Pub Dt:	08/27/2015
Title:	SEMICONDUCTOR STRUCTURES WITH PAIR(S) OF VERTICAL FIELD EFFECT TRANSISTORS, EACH PAIR HAVING A SHARED SOURCE/DRAIN REGION AND METHODS OF FORMING THE STRUCTURES

Patent #:	9274708	Issue Dt:	03/01/2016	Application #:	14711119	Filing Dt:	05/13/2015
Publication #:	US20150248241	Pub Dt:	09/03/2015
Title:	THICK AND THIN DATA VOLUME MANAGEMENT

Patent #:	9425280	Issue Dt:	08/23/2016	Application #:	14711196	Filing Dt:	05/13/2015
Publication #:	US20150255561	Pub Dt:	09/10/2015
Title:	SEMICONDUCTOR DEVICE WITH LOW-K SPACERS

Patent #:	NONE	Issue Dt:		Application #:	14711280	Filing Dt:	05/13/2015
Publication #:	US20150243604	Pub Dt:	08/27/2015
Title:	CAP LAYERS FOR SEMICONDUCTOR DEVICES WITH SELF-ALIGNED CONTACT ELEMENTS

Patent #:	9217923	Issue Dt:	12/22/2015	Application #:	14711377	Filing Dt:	05/13/2015
Publication #:	US20150248059	Pub Dt:	09/03/2015
Title:	METHOD OF USING AN EUV MASK DURING EUV PHOTOLITHOGRAPHY PROCESSES

Patent #:	9524935	Issue Dt:	12/20/2016	Application #:	14711380	Filing Dt:	05/13/2015
Publication #:	US20160336264	Pub Dt:	11/17/2016
Title:	FILLING CAVITIES IN AN INTEGRATED CIRCUIT AND RESULTING DEVICES

Patent #:	9343616	Issue Dt:	05/17/2016	Application #:	14711462	Filing Dt:	05/13/2015
Publication #:	US20150249188	Pub Dt:	09/03/2015
Title:	HETEROJUNCTION LIGHT EMITTING DIODE

Patent #:	9786835	Issue Dt:	10/10/2017	Application #:	14712092	Filing Dt:	05/14/2015
Publication #:	US20150243879	Pub Dt:	08/27/2015
Title:	BACKSIDE INTEGRATION OF RF FILTERS FOR RF FRONT END MODULES AND DESIGN STRUCTURE

Patent #:	NONE	Issue Dt:		Application #:	14712197	Filing Dt:	05/14/2015
Publication #:	US20160336172	Pub Dt:	11/17/2016
Title:	LITHOGRAPHY STACK AND METHOD

Patent #:	9490317	Issue Dt:	11/08/2016	Application #:	14712388	Filing Dt:	05/14/2015
Publication #:	US20160336399	Pub Dt:	11/17/2016
Title:	GATE CONTACT STRUCTURE HAVING GATE CONTACT LAYER

Patent #:	9595579	Issue Dt:	03/14/2017	Application #:	14712397	Filing Dt:	05/14/2015
Publication #:	US20150255539	Pub Dt:	09/10/2015
Title:	DUAL SHALLOW TRENCH ISOLATION (STI) STRUCTURE FOR FIELD EFFECT TRANSISTOR (FET)

Patent #:	NONE	Issue Dt:		Application #:	14712767	Filing Dt:	05/14/2015
Publication #:	US20160336183	Pub Dt:	11/17/2016
Title:	METHODS, APPARATUS AND SYSTEM FOR FABRICATING FINFET DEVICES USING CONTINUOUS ACTIVE AREA DESIGN

Patent #:	9727685	Issue Dt:	08/08/2017	Application #:	14712830	Filing Dt:	05/14/2015
Publication #:	US20160335389	Pub Dt:	11/17/2016
Title:	METHOD, APPARATUS, AND SYSTEM FOR IMPROVED STANDARD CELL DESIGN AND ROUTING FOR IMPROVING STANDARD CELL ROUTABILITY

Patent #:	9172025	Issue Dt:	10/27/2015	Application #:	14713327	Filing Dt:	05/15/2015
Publication #:	US20150249200	Pub Dt:	09/03/2015
Title:	INTEGRATED SEMICONDUCTOR DEVICES WITH SINGLE CRYSTALLINE BEAM, METHODS OF MANUFACTURE AND DESIGN STRUCTURE

Patent #:	9548356	Issue Dt:	01/17/2017	Application #:	14714779	Filing Dt:	05/18/2015
Publication #:	US20150255538	Pub Dt:	09/10/2015
Title:	SHALLOW TRENCH ISOLATION STRUCTURES

Patent #:	9324617	Issue Dt:	04/26/2016	Application #:	14715050	Filing Dt:	05/18/2015
Title:	METHODS OF FORMING ELASTICALLY RELAXED SiGe VIRTUAL SUBSTRATES ON BULK SILICON

Patent #:	9362361	Issue Dt:	06/07/2016	Application #:	14715109	Filing Dt:	05/18/2015
Title:	METHODS OF FORMING ELASTICALLY RELAXED SIGE VIRTUAL SUBSTRATES ON BULK SILICON

Patent #:	9530711	Issue Dt:	12/27/2016	Application #:	14715693	Filing Dt:	05/19/2015
Publication #:	US20150255363	Pub Dt:	09/10/2015
Title:	SILICON-ON-INSULATOR HEAT SINK

Patent #:	9190303	Issue Dt:	11/17/2015	Application #:	14716236	Filing Dt:	05/19/2015
Publication #:	US20150279709	Pub Dt:	10/01/2015
Title:	REDUCING WAFER BONDING MISALIGNMENT BY VARYING THERMAL TREATMENT PRIOR TO BONDING

Patent #:	9639650	Issue Dt:	05/02/2017	Application #:	14716565	Filing Dt:	05/19/2015
Publication #:	US20160342726	Pub Dt:	11/24/2016
Title:	METHOD, APPARATUS, AND SYSTEM FOR OFFSET METAL POWER RAIL FOR CELL DESIGN

Patent #:	9548357	Issue Dt:	01/17/2017	Application #:	14716696	Filing Dt:	05/19/2015
Publication #:	US20160020275	Pub Dt:	01/21/2016
Title:	SHALLOW TRENCH ISOLATION STRUCTURE WITH SIGMA CAVITY

Patent #:	10020383	Issue Dt:	07/10/2018	Application #:	14716938	Filing Dt:	05/20/2015
Publication #:	US20160343607	Pub Dt:	11/24/2016
Title:	PRESERVING THE SEED LAYER ON STI EDGE AND IMPROVING THE EPITAXIAL GROWTH

Patent #:	NONE	Issue Dt:		Application #:	14716959	Filing Dt:	05/20/2015
Publication #:	US20150255417	Pub Dt:	09/10/2015
Title:	FACILITATING CHIP DICING FOR METAL-METAL BONDING AND HYBRID WAFER BONDING

Patent #:	9472607	Issue Dt:	10/18/2016	Application #:	14717344	Filing Dt:	05/20/2015
Publication #:	US20150270326	Pub Dt:	09/24/2015
Title:	ACTIVE MATRIX USING HYBRID INTEGRATED CIRCUIT AND BIPOLAR TRANSISTOR

Patent #:	9236298	Issue Dt:	01/12/2016	Application #:	14717387	Filing Dt:	05/20/2015
Publication #:	US20150255337	Pub Dt:	09/10/2015
Title:	METHODS FOR FABRICATION INTERCONNECT STRUCTURES WITH FUNCTIONAL COMPONENTS AND ELECTRICAL CONDUCTIVE CONTACT STRUCTURES ON A SAME LEVEL

Patent #:	9786574	Issue Dt:	10/10/2017	Application #:	14718314	Filing Dt:	05/21/2015
Publication #:	US20160343633	Pub Dt:	11/24/2016
Title:	THIN FILM BASED FAN OUT AND MULTI DIE PACKAGE PLATFORM

Patent #:	9306956	Issue Dt:	04/05/2016	Application #:	14718331	Filing Dt:	05/21/2015
Publication #:	US20150256548	Pub Dt:	09/10/2015
Title:	FILE SYSTEM LEVEL DATA PROTECTION DURING POTENTIAL SECURITY BREACH

Patent #:	NONE	Issue Dt:		Application #:	14718402	Filing Dt:	05/21/2015
Publication #:	US20160343806	Pub Dt:	11/24/2016
Title:	INTERFACE PASSIVATION LAYERS AND METHODS OF FABRICATING

Patent #:	9553046	Issue Dt:	01/24/2017	Application #:	14718502	Filing Dt:	05/21/2015
Publication #:	US20160343659	Pub Dt:	11/24/2016
Title:	E-FUSE IN SOI CONFIGURATION

Patent #:	9490007	Issue Dt:	11/08/2016	Application #:	14718574	Filing Dt:	05/21/2015
Publication #:	US20160343428	Pub Dt:	11/24/2016
Title:	DEVICE COMPRISING A PLURALITY OF FDSOI STATIC RANDOM-ACCESS MEMORY BITCELLS AND METHOD OF OPERATION THEREOF

Patent #:	10134577	Issue Dt:	11/20/2018	Application #:	14718747	Filing Dt:	05/21/2015
Publication #:	US20160343564	Pub Dt:	11/24/2016
Title:	EDGE TRIM PROCESSES AND RESULTANT STRUCTURES

Patent #:	9514995	Issue Dt:	12/06/2016	Application #:	14718760	Filing Dt:	05/21/2015
Publication #:	US20160343623	Pub Dt:	11/24/2016
Title:	IMPLANT-FREE PUNCH THROUGH DOPING LAYER FORMATION FOR BULK FINFET STRUCTURES

Patent #:	9613181	Issue Dt:	04/04/2017	Application #:	14719424	Filing Dt:	05/22/2015
Publication #:	US20150349120	Pub Dt:	12/03/2015
Title:	SEMICONDUCTOR DEVICE STRUCTURE INCLUDING ACTIVE REGION HAVING AN EXTENSION PORTION

Patent #:	9484430	Issue Dt:	11/01/2016	Application #:	14720328	Filing Dt:	05/22/2015
Publication #:	US20150255574	Pub Dt:	09/10/2015
Title:	BACK-END TRANSISTORS WITH HIGHLY DOPED LOW-TEMPERATURE CONTACTS

Patent #:	NONE	Issue Dt:		Application #:	14720393	Filing Dt:	05/22/2015
Publication #:	US20150255541	Pub Dt:	09/10/2015
Title:	BACK-END TRANSISTORS WITH HIGHLY DOPED LOW-TEMPERATURE CONTACTS

Patent #:	NONE	Issue Dt:		Application #:	14720427	Filing Dt:	05/22/2015
Publication #:	US20150255281	Pub Dt:	09/10/2015
Title:	FORMING CRYSTALLINE COMPOUND MATERIAL ON EXPOSED BOTTOM OF TRENCH FORMED IN SINGLE CRYSTALLINE SUBSTRATE

Patent #:	10062618	Issue Dt:	08/28/2018	Application #:	14721402	Filing Dt:	05/26/2015
Publication #:	US20160351453	Pub Dt:	12/01/2016
Title:	METHOD AND STRUCTURE FOR FORMATION OF REPLACEMENT METAL GATE FIELD EFFECT TRANSISTORS

Patent #:	NONE	Issue Dt:		Application #:	14721822	Filing Dt:	05/26/2015
Publication #:	US20160351675	Pub Dt:	12/01/2016
Title:	INTEGRATED CIRCUITS AND METHODS FOR FABRICATING INTEGRATED CIRCUITS HAVING REPLACEMENT METAL GATE ELECTRODES

Patent #:	NONE	Issue Dt:		Application #:	14721840	Filing Dt:	05/26/2015
Publication #:	US20150255646	Pub Dt:	09/10/2015
Title:	SHALLOW JUNCTION PHOTOVOLTAIC DEVICES

Patent #:	9791849	Issue Dt:	10/17/2017	Application #:	14722074	Filing Dt:	05/26/2015
Publication #:	US20160349735	Pub Dt:	12/01/2016
Title:	DEFECT DETECTION PROCESS IN A SEMICONDUCTOR MANUFACTURING ENVIRONMENT

Patent #:	NONE	Issue Dt:		Application #:	14722295	Filing Dt:	05/27/2015
Publication #:	US20160204218	Pub Dt:	07/14/2016
Title:	SEMICONDUCTOR STRUCTURE COMPRISING AN ALUMINUM GATE ELECTRODE PORTION AND METHOD FOR THE FORMATION THEREOF

Patent #:	9362230	Issue Dt:	06/07/2016	Application #:	14722302	Filing Dt:	05/27/2015
Title:	METHODS TO FORM CONDUCTIVE THIN FILM STRUCTURES

Patent #:	NONE	Issue Dt:		Application #:	14722411	Filing Dt:	05/27/2015
Publication #:	US20150255397	Pub Dt:	09/10/2015
Title:	DOPING OF COPPER WIRING STRUCTURES IN BACK END OF LINE PROCESSING

Patent #:	9397003	Issue Dt:	07/19/2016	Application #:	14722818	Filing Dt:	05/27/2015
Title:	METHOD FOR FORMING SOURCE/DRAIN CONTACTS DURING CMOS INTEGRATION USING CONFINED EPITAXIAL GROWTH TECHNIQUES

Patent #:	NONE	Issue Dt:		Application #:	14723095	Filing Dt:	05/27/2015
Publication #:	US20150280023	Pub Dt:	10/01/2015
Title:	UNIFORMLY DISTRIBUTED SELF-ASSEMBLED CONE-SHAPED PILLARS FOR HIGH EFFICIENCY SOLAR CELLS

Patent #:	9379135	Issue Dt:	06/28/2016	Application #:	14723681	Filing Dt:	05/28/2015
Publication #:	US20150263046	Pub Dt:	09/17/2015
Title:	FINFET SEMICONDUCTOR DEVICE HAVING INCREASED GATE HEIGHT CONTROL

Patent #:	9847213	Issue Dt:	12/19/2017	Application #:	14723703	Filing Dt:	05/28/2015
Publication #:	US20150262795	Pub Dt:	09/17/2015
Title:	VACUUM TRAP

Patent #:	9406717	Issue Dt:	08/02/2016	Application #:	14725151	Filing Dt:	05/29/2015
Publication #:	US20150263064	Pub Dt:	09/17/2015
Title:	PASSIVATION OF BACK-ILLUMINATED IMAGE SENSOR

Patent #:	9431507	Issue Dt:	08/30/2016	Application #:	14725392	Filing Dt:	05/29/2015
Publication #:	US20150263120	Pub Dt:	09/17/2015
Title:	REPLACEMENT GATE STRUCTURE WITH LOW-K SIDEWALL SPACER FOR SEMICONDUCTOR DEVICES

Patent #:	NONE	Issue Dt:		Application #:	14725430	Filing Dt:	05/29/2015
Publication #:	US20150287595	Pub Dt:	10/08/2015
Title:	DEVICES AND METHODS OF FORMING FINS AT TIGHT FIN PITCHES

Patent #:	NONE	Issue Dt:		Application #:	14725505	Filing Dt:	05/29/2015
Publication #:	US20150263160	Pub Dt:	09/17/2015
Title:	SEMICONDUCTOR DEVICE WITH SELF-ALIGNED CONTACT ELEMENTS

Patent #:	9343371	Issue Dt:	05/17/2016	Application #:	14725552	Filing Dt:	05/29/2015
Title:	FABRICATING FIN STRUCTURES WITH DOPED MIDDLE PORTIONS

Patent #:	9391144	Issue Dt:	07/12/2016	Application #:	14725581	Filing Dt:	05/29/2015
Publication #:	US20150287790	Pub Dt:	10/08/2015
Title:	SELECTIVE GALLIUM NITRIDE REGROWTH ON (100) SILICON

Patent #:	9318388	Issue Dt:	04/19/2016	Application #:	14725663	Filing Dt:	05/29/2015
Publication #:	US20150294912	Pub Dt:	10/15/2015
Title:	METHODS OF FORMING SUBSTANTIALLY SELF-ALIGNED ISOLATION REGIONS ON FINFET SEMICONDUCTOR DEVICES AND THE RESULTING DEVICES

Patent #:	9391180	Issue Dt:	07/12/2016	Application #:	14725755	Filing Dt:	05/29/2015
Publication #:	US20150263129	Pub Dt:	09/17/2015
Title:	HETEROJUNCTION BIPOLAR TRANSISTORS WITH INTRINSIC INTERLAYERS

Patent #:	NONE	Issue Dt:		Application #:	14725795	Filing Dt:	05/29/2015
Publication #:	US20150263143	Pub Dt:	09/17/2015
Title:	HETEROJUNCTION BIPOLAR TRANSISTORS WITH INTRINSIC INTERLAYERS

Patent #:	9779960	Issue Dt:	10/03/2017	Application #:	14726712	Filing Dt:	06/01/2015
Publication #:	US20160351411	Pub Dt:	12/01/2016
Title:	HYBRID FIN CUTTING PROCESSES FOR FINFET SEMICONDUCTOR DEVICES

Patent #:	9602271	Issue Dt:	03/21/2017	Application #:	14726945	Filing Dt:	06/01/2015
Publication #:	US20160352500	Pub Dt:	12/01/2016
Title:	SUB-NANOSECOND DISTRIBUTED CLOCK SYNCHRONIZATION USING ALIGNMENT MARKER IN ETHERNET IEEE 1588 PROTOCOL

Patent #:	9437496	Issue Dt:	09/06/2016	Application #:	14727219	Filing Dt:	06/01/2015
Title:	MERGED SOURCE DRAIN EPITAXY

Patent #:	NONE	Issue Dt:		Application #:	14727245	Filing Dt:	06/01/2015
Publication #:	US20150378770	Pub Dt:	12/31/2015
Title:	VIRTUAL MACHINE BACKUP

Patent #:	9536990	Issue Dt:	01/03/2017	Application #:	14727458	Filing Dt:	06/01/2015
Publication #:	US20160351681	Pub Dt:	12/01/2016
Title:	METHODS OF FORMING REPLACEMENT FINS FOR A FINFET DEVICE USING A TARGETED THICKNESS FOR THE PATTERNED FIN ETCH MASK

Patent #:	9928335	Issue Dt:	03/27/2018	Application #:	14728100	Filing Dt:	06/02/2015
Publication #:	US20160357898	Pub Dt:	12/08/2016
Title:	DESIGN OF TEMPERATURE-COMPLIANT INTEGRATED CIRCUITS

Patent #:	NONE	Issue Dt:		Application #:	14729177	Filing Dt:	06/03/2015
Publication #:	US20160306678	Pub Dt:	10/20/2016
Title:	Automatic Analytical Cloud Scaling of Hardware Using Resource Sub-Cloud

Patent #:	9576894	Issue Dt:	02/21/2017	Application #:	14729188	Filing Dt:	06/03/2015
Publication #:	US20160358851	Pub Dt:	12/08/2016
Title:	INTEGRATED CIRCUITS INCLUDING ORGANIC INTERLAYER DIELECTRIC LAYERS AND METHODS FOR FABRICATING THE SAME

Patent #:	9865546	Issue Dt:	01/09/2018	Application #:	14729298	Filing Dt:	06/03/2015
Publication #:	US20160358860	Pub Dt:	12/08/2016
Title:	CONTACTS TO SEMICONDUCTOR SUBSTRATE AND METHODS OF FORMING SAME

Patent #:	9553017	Issue Dt:	01/24/2017	Application #:	14729342	Filing Dt:	06/03/2015
Publication #:	US20160218034	Pub Dt:	07/28/2016
Title:	METHODS FOR FABRICATING INTEGRATED CIRCUITS INCLUDING BACK-END-OF-THE-LINE INTERCONNECT STRUCTURES

Patent #:	9754941	Issue Dt:	09/05/2017	Application #:	14729845	Filing Dt:	06/03/2015
Publication #:	US20160358922	Pub Dt:	12/08/2016
Title:	METHOD AND STRUCTURE TO FORM TENSILE STRAINED SIGE FINS AND COMPRESSIVE STRAINED SIGE FINS ON A SAME SUBSTRATE

Patent #:	9768325	Issue Dt:	09/19/2017	Application #:	14730294	Filing Dt:	06/04/2015
Publication #:	US20160359056	Pub Dt:	12/08/2016
Title:	DIODES AND FABRICATION METHODS THEREOF

Patent #:	9496341	Issue Dt:	11/15/2016	Application #:	14730320	Filing Dt:	06/04/2015
Publication #:	US20160359001	Pub Dt:	12/08/2016
Title:	SILICON GERMANIUM FIN

Patent #:	9483782	Issue Dt:	11/01/2016	Application #:	14730375	Filing Dt:	06/04/2015
Publication #:	US20150269640	Pub Dt:	09/24/2015
Title:	Automating Capacity Upgrade on Demand

Patent #:	10058388	Issue Dt:	08/28/2018	Application #:	14730503	Filing Dt:	06/04/2015
Publication #:	US20150265351	Pub Dt:	09/24/2015
Title:	Laser Surgical Apparatus and Methods of its Use Minimizing Damage During the Ablation of Tissue Using a Focused Ultrashort Pulsed Laser Beam Wherein the Slope of Fluence Breakdown is a Function of the Pulse Width

Patent #:	9391174	Issue Dt:	07/12/2016	Application #:	14730735	Filing Dt:	06/04/2015
Title:	METHOD OF UNIFORM FIN RECESSING USING ISOTROPIC ETCH

Patent #:	9543216	Issue Dt:	01/10/2017	Application #:	14731480	Filing Dt:	06/05/2015
Publication #:	US20160358826	Pub Dt:	12/08/2016
Title:	INTEGRATION OF HYBRID GERMANIUM AND GROUP III-V CONTACT EPILAYER IN CMOS

Patent #:	9711503	Issue Dt:	07/18/2017	Application #:	14731569	Filing Dt:	06/05/2015
Publication #:	US20150270262	Pub Dt:	09/24/2015
Title:	GATE STRUCTURES WITH PROTECTED END SURFACES TO ELIMINATE OR REDUCE UNWANTED EPI MATERIAL GROWTH

Patent #:	9711503	Issue Dt:	07/18/2017	Application #:	14731569	Filing Dt:	06/05/2015
Publication #:	US20150270262	Pub Dt:	09/24/2015
Title:	GATE STRUCTURES WITH PROTECTED END SURFACES TO ELIMINATE OR REDUCE UNWANTED EPI MATERIAL GROWTH

Patent #:	NONE	Issue Dt:		Application #:	14731644	Filing Dt:	06/05/2015
Publication #:	US20150270346	Pub Dt:	09/24/2015
Title:	SEMICONDUCTOR DEVICES WITH A REPLACEMENT GATE STRUCTURE HAVING A RECESSED CHANNEL

Patent #:	9331202	Issue Dt:	05/03/2016	Application #:	14731876	Filing Dt:	06/05/2015
Publication #:	US20150364595	Pub Dt:	12/17/2015
Title:	REPLACEMENT GATE STRUCTURE ON FINFET DEVICES WITH REDUCED SIZE FIN IN THE CHANNEL REGION

Patent #:	9780178	Issue Dt:	10/03/2017	Application #:	14731960	Filing Dt:	06/05/2015
Publication #:	US20160359009	Pub Dt:	12/08/2016
Title:	METHODS OF FORMING A GATE CONTACT ABOVE AN ACTIVE REGION OF A SEMICONDUCTOR DEVICE

Patent #:	10546854	Issue Dt:	01/28/2020	Application #:	14732038	Filing Dt:	06/05/2015
Publication #:	US20160358908	Pub Dt:	12/08/2016
Title:	METHODS OF FORMING V0 STRUCTURES FOR SEMICONDUCTOR DEVICES BY FORMING A PROTECTION LAYER WITH A NON-UNIFORM THICKNESS

Patent #:	9412660	Issue Dt:	08/09/2016	Application #:	14732078	Filing Dt:	06/05/2015
Title:	METHODS OF FORMING V0 STRUCTURES FOR SEMICONDUCTOR DEVICES THAT INCLUDES RECESSING A CONTACT STRUCTURE

Patent #:	9368420	Issue Dt:	06/14/2016	Application #:	14732689	Filing Dt:	06/06/2015
Publication #:	US20150270187	Pub Dt:	09/24/2015
Title:	FLEXIBLE, STRETCHABLE ELECTRONIC DEVICES

Patent #:	NONE	Issue Dt:		Application #:	14732705	Filing Dt:	06/06/2015
Publication #:	US20150303251	Pub Dt:	10/22/2015
Title:	BONDED EPITAXIAL OXIDE STRUCTURES FOR COMPOUND SEMICONDUCTOR ON SILICON SUBSTRATES

Patent #:	9590001	Issue Dt:	03/07/2017	Application #:	14732835	Filing Dt:	06/08/2015
Publication #:	US20150303229	Pub Dt:	10/22/2015
Title:	CMOS PROTECTION DURING GERMANIUM PHOTODETECTOR PROCESSING

Patent #:	NONE	Issue Dt:		Application #:	14732938	Filing Dt:	06/08/2015
Publication #:	US20150279999	Pub Dt:	10/01/2015
Title:	FINFET DEVICES WITH DIFFERENT FIN HEIGHTS IN THE CHANNEL AND SOURCE/DRAIN REGIONS

Patent #:	9708508	Issue Dt:	07/18/2017	Application #:	14733235	Filing Dt:	06/08/2015
Publication #:	US20150267084	Pub Dt:	09/24/2015
Title:	SLURRY FOR CHEMICAL-MECHANICAL POLISHING OF METALS AND USE THEREOF

100

Patent #:	9716036	Issue Dt:	07/25/2017	Application #:	14733398	Filing Dt:	06/08/2015
Publication #:	US20160358852	Pub Dt:	12/08/2016
Title:	ELECTRONIC DEVICE INCLUDING MOAT POWER METALLIZATION IN TRENCH

Assignor

WILMINGTON TRUST, NATIONAL ASSOCIATION

Exec Dt:

11/17/2020

Assignee

GLOBALFOUNDRIES U.S. INC.

440 STONE BREAK ROAD EXTENSION

MALTA, NEW YORK 12020

Correspondence name and address
	BENJAMIN PETERSEN
	1460 EL CAMINO REAL, 2ND FLOOR
	SHEARMAN & STERLING LLP
	MENLO PARK, CA 94025

Search Results as of: 05/09/2024 02:49 AM

If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6

Web interface last modified: August 25, 2017 v.2.6