|
|
Patent #:
|
|
Issue Dt:
|
10/30/2018
|
Application #:
|
14928272
|
Filing Dt:
|
10/30/2015
|
Publication #:
|
|
Pub Dt:
|
05/05/2016
| | | | |
Title:
|
INTEGRATED CIRCUITS WITH RESISTOR STRUCTURES FORMED FROM MIM CAPACITOR MATERIAL AND METHODS FOR FABRICATING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
05/01/2018
|
Application #:
|
14928595
|
Filing Dt:
|
10/30/2015
|
Publication #:
|
|
Pub Dt:
|
05/04/2017
| | | | |
Title:
|
SEMICONDUCTOR STRUCTURE INCLUDING A VARACTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
01/24/2017
|
Application #:
|
14928605
|
Filing Dt:
|
10/30/2015
|
Title:
|
METHOD OF PRODUCING AN UN-DISTORTED DARK FIELD STRAIN MAP AT HIGH SPATIAL RESOLUTION THROUGH DARK FIELD ELECTRON HOLOGRAPHY
|
|
|
Patent #:
|
|
Issue Dt:
|
02/05/2019
|
Application #:
|
14928681
|
Filing Dt:
|
10/30/2015
|
Publication #:
|
|
Pub Dt:
|
02/25/2016
| | | | |
Title:
|
METHODS OF FORMING A GATE CAP LAYER ABOVE A REPLACEMENT GATE STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2018
|
Application #:
|
14928719
|
Filing Dt:
|
10/30/2015
|
Publication #:
|
|
Pub Dt:
|
05/04/2017
| | | | |
Title:
|
TRENCH SILICIDE CONTACTS WITH HIGH SELECTIVITY PROCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/27/2016
|
Application #:
|
14929869
|
Filing Dt:
|
11/02/2015
|
Title:
|
HIGH PERFORMANCE INDUCTOR/TRANSFORMER AND METHODS OF MAKING SUCH INDUCTOR/TRANSFORMER STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/03/2017
|
Application #:
|
14930895
|
Filing Dt:
|
11/03/2015
|
Title:
|
ETCH STOP FOR AIRGAP PROTECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
11/01/2016
|
Application #:
|
14930933
|
Filing Dt:
|
11/03/2015
|
Title:
|
HYBRID SOURCE AND DRAIN CONTACT FORMATION USING METAL LINER AND METAL INSULATOR SEMICONDUCTOR CONTACTS
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14931277
|
Filing Dt:
|
11/03/2015
|
Publication #:
|
|
Pub Dt:
|
03/03/2016
| | | | |
Title:
|
METHODS OF FORMING METASTABLE REPLACEMENT FINS FOR A FINFET SEMICONDUCTOR DEVICE BY PERFORMING A REPLACEMENT GROWTH PROCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/25/2018
|
Application #:
|
14932372
|
Filing Dt:
|
11/04/2015
|
Publication #:
|
|
Pub Dt:
|
05/04/2017
| | | | |
Title:
|
IN-SITU CONTACTLESS MONITORING OF PHOTOMASK PELLICLE DEGRADATION
|
|
|
Patent #:
|
|
Issue Dt:
|
08/16/2016
|
Application #:
|
14932394
|
Filing Dt:
|
11/04/2015
|
Title:
|
MULTI-LAYER SPACER USED IN FINFET
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14932409
|
Filing Dt:
|
11/04/2015
|
Publication #:
|
|
Pub Dt:
|
02/25/2016
| | | | |
Title:
|
STRUCTURE WITH SELF ALIGNED RESIST LAYER ON AN INTERCONNECT SURFACE AND METHOD OF MAKING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
04/16/2019
|
Application #:
|
14932441
|
Filing Dt:
|
11/04/2015
|
Publication #:
|
|
Pub Dt:
|
05/04/2017
| | | | |
Title:
|
METAL RESISTOR FORMING METHOD USING ION IMPLANTATION
|
|
|
Patent #:
|
|
Issue Dt:
|
06/06/2017
|
Application #:
|
14933107
|
Filing Dt:
|
11/05/2015
|
Publication #:
|
|
Pub Dt:
|
05/11/2017
| | | | |
Title:
|
TEST STRUCTURES AND METHOD OF FORMING AN ACCORDING TEST STRUCTURE
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14933501
|
Filing Dt:
|
11/05/2015
|
Publication #:
|
|
Pub Dt:
|
02/25/2016
| | | | |
Title:
|
RAISED SOURCE/DRAIN EPI WITH SUPPRESSED LATERAL EPI OVERGROWTH
|
|
|
Patent #:
|
|
Issue Dt:
|
01/03/2017
|
Application #:
|
14933557
|
Filing Dt:
|
11/05/2015
|
Publication #:
|
|
Pub Dt:
|
02/25/2016
| | | | |
Title:
|
CIRCUIT ELEMENT INCLUDING A LAYER OF A STRESS-CREATING MATERIAL PROVIDING A VARIABLE STRESS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/27/2018
|
Application #:
|
14933650
|
Filing Dt:
|
11/05/2015
|
Publication #:
|
|
Pub Dt:
|
05/11/2017
| | | | |
Title:
|
METHODS OF SELF-FORMING BARRIER FORMATION IN METAL INTERCONNECTION APPLICATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/24/2017
|
Application #:
|
14933668
|
Filing Dt:
|
11/05/2015
|
Publication #:
|
|
Pub Dt:
|
05/11/2017
| | | | |
Title:
|
BARRIER STRUCTURES FOR UNDERFILL BLOCKOUT REGIONS
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14934042
|
Filing Dt:
|
11/05/2015
|
Publication #:
|
|
Pub Dt:
|
05/11/2017
| | | | |
Title:
|
METHOD, APPARATUS, AND SYSTEM FOR STACKED CMOS LOGIC CIRCUITS ON FINS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/14/2016
|
Application #:
|
14934369
|
Filing Dt:
|
11/06/2015
|
Publication #:
|
|
Pub Dt:
|
03/10/2016
| | | | |
Title:
|
HIGHLY CONFORMAL EXTENSION DOPING IN ADVANCED MULTI-GATE DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/27/2018
|
Application #:
|
14934793
|
Filing Dt:
|
11/06/2015
|
Publication #:
|
|
Pub Dt:
|
05/11/2017
| | | | |
Title:
|
REDUCING THERMAL RUNAWAY IN INVERTER DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/11/2016
|
Application #:
|
14935767
|
Filing Dt:
|
11/09/2015
|
Publication #:
|
|
Pub Dt:
|
03/03/2016
| | | | |
Title:
|
METHODS OF PATTERNING FEATURES HAVING DIFFERING WIDTHS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/23/2017
|
Application #:
|
14936582
|
Filing Dt:
|
11/09/2015
|
Publication #:
|
|
Pub Dt:
|
05/11/2017
| | | | |
Title:
|
METHOD, APPARATUS, AND SYSTEM FOR E-FUSE IN ADVANCED CMOS TECHNOLOGIES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/17/2017
|
Application #:
|
14936848
|
Filing Dt:
|
11/10/2015
|
Title:
|
CONNECTING TO BACK-PLATE CONTACTS OR DIODE JUNCTIONS THROUGH A RMG ELECTRODE AND RESULTING DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/17/2017
|
Application #:
|
14937041
|
Filing Dt:
|
11/10/2015
|
Title:
|
METHOD INCLUDING A FORMATION OF A CONTROL GATE OF A NONVOLATILE MEMORY CELL AND SEMICONDUCTOR STRUCTURE INCLUDING A NONVOLATILE MEMORY CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
07/11/2017
|
Application #:
|
14939251
|
Filing Dt:
|
11/12/2015
|
Publication #:
|
|
Pub Dt:
|
05/18/2017
| | | | |
Title:
|
PATTERN PLACEMENT ERROR COMPENSATION LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
08/29/2017
|
Application #:
|
14939319
|
Filing Dt:
|
11/12/2015
|
Publication #:
|
|
Pub Dt:
|
05/18/2017
| | | | |
Title:
|
PATTERN PLACEMENT ERROR COMPENSATION LAYER IN VIA OPENING
|
|
|
Patent #:
|
|
Issue Dt:
|
09/05/2017
|
Application #:
|
14939464
|
Filing Dt:
|
11/12/2015
|
Publication #:
|
|
Pub Dt:
|
05/18/2017
| | | | |
Title:
|
SELF-ALIGNED CONDUCTIVE POLYMER PATTERN PLACEMENT ERROR COMPENSATION LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
10/18/2016
|
Application #:
|
14940499
|
Filing Dt:
|
11/13/2015
|
Title:
|
SEMICONDUCTOR STRUCTURES WITH STACKED NON-PLANAR FIELD EFFECT TRANSISTORS AND METHODS OF FORMING THE STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/24/2017
|
Application #:
|
14940597
|
Filing Dt:
|
11/13/2015
|
Publication #:
|
|
Pub Dt:
|
05/18/2017
| | | | |
Title:
|
METHODS OF FORMING PMOS AND NMOS FINFET DEVICES ON CMOS BASED INTEGRATED CIRCUIT PRODUCTS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/29/2017
|
Application #:
|
14940655
|
Filing Dt:
|
11/13/2015
|
Publication #:
|
|
Pub Dt:
|
05/18/2017
| | | | |
Title:
|
METHODS OF FORMING PMOS FINFET DEVICES AND MULTIPLE NMOS FINFET DEVICES WITH DIFFERENT PERFORMANCE CHARACTERISTICS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/22/2017
|
Application #:
|
14940857
|
Filing Dt:
|
11/13/2015
|
Publication #:
|
|
Pub Dt:
|
05/18/2017
| | | | |
Title:
|
ADDITIONS OF ORGANIC SPECIES TO FACILITATE CROSSLINKER REMOVAL DURING PSPI CURE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/08/2018
|
Application #:
|
14942311
|
Filing Dt:
|
11/16/2015
|
Publication #:
|
|
Pub Dt:
|
05/18/2017
| | | | |
Title:
|
MULTI-FREQUENCY INDUCTORS WITH LOW-K DIELECTRIC AREA
|
|
|
Patent #:
|
|
Issue Dt:
|
08/09/2016
|
Application #:
|
14942448
|
Filing Dt:
|
11/16/2015
|
Title:
|
METHODS OF FORMING SINGLE AND DOUBLE DIFFUSION BREAKS ON INTEGRATED CIRCUIT PRODUCTS COMPRISED OF FINFET DEVICES AND THE RESULTING PRODUCTS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/24/2017
|
Application #:
|
14943086
|
Filing Dt:
|
11/17/2015
|
Publication #:
|
|
Pub Dt:
|
05/18/2017
| | | | |
Title:
|
METHODS, APPARATUS, AND SYSTEMS FOR MINIMIZING DEFECTIVITY IN TOP-COAT-FREE LITHOGRAPHY AND IMPROVING RETICLE CD UNIFORMITY
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14943522
|
Filing Dt:
|
11/17/2015
|
Publication #:
|
|
Pub Dt:
|
03/10/2016
| | | | |
Title:
|
METHODS OF FORMING GATE STRUCTURES FOR FINFET DEVICES AND THE RESULTING SEMICONDUCTOR PRODUCTS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/01/2016
|
Application #:
|
14943663
|
Filing Dt:
|
11/17/2015
|
Title:
|
MOSFET WITH ASYMMETRIC SELF-ALIGNED CONTACT
|
|
|
Patent #:
|
|
Issue Dt:
|
11/22/2016
|
Application #:
|
14944659
|
Filing Dt:
|
11/18/2015
|
Title:
|
METHODS FOR FORMING TRANSISTOR DEVICES WITH DIFFERENT SOURCE/DRAIN CONTACT LINERS AND THE RESULTING DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/01/2016
|
Application #:
|
14944833
|
Filing Dt:
|
11/18/2015
|
Publication #:
|
|
Pub Dt:
|
03/10/2016
| | | | |
Title:
|
PERFORMANCE ENHANCEMENT IN TRANSISTORS BY PROVIDING AN EMBEDDED STRAIN-INDUCING SEMICONDUCTOR MATERIAL ON THE BASIS OF A SEED LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
01/29/2019
|
Application #:
|
14945520
|
Filing Dt:
|
11/19/2015
|
Publication #:
|
|
Pub Dt:
|
05/25/2017
| | | | |
Title:
|
ON-CHIP SENSOR FOR MONITORING ACTIVE CIRCUITS ON INTEGRATED CIRCUIT (IC) CHIPS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/28/2017
|
Application #:
|
14946162
|
Filing Dt:
|
11/19/2015
|
Title:
|
METHOD FOR ESTABLISHING INTERCONNECTS IN PACKAGES USING THIN INTERPOSERS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/24/2017
|
Application #:
|
14946208
|
Filing Dt:
|
11/19/2015
|
Title:
|
WIRING BOND PAD STRUCTURES
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14947259
|
Filing Dt:
|
11/20/2015
|
Publication #:
|
|
Pub Dt:
|
03/17/2016
| | | | |
Title:
|
INTEGRATED CIRCUITS WITH METAL-TITANIUM OXIDE CONTACTS AND FABRICATION METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/13/2017
|
Application #:
|
14948214
|
Filing Dt:
|
11/20/2015
|
Publication #:
|
|
Pub Dt:
|
05/25/2017
| | | | |
Title:
|
METHOD, APPARATUS, AND SYSTEM FOR MOL INTERCONNECTS WITHOUT TITANIUM LINER
|
|
|
Patent #:
|
|
Issue Dt:
|
06/14/2016
|
Application #:
|
14948476
|
Filing Dt:
|
11/23/2015
|
Publication #:
|
|
Pub Dt:
|
03/17/2016
| | | | |
Title:
|
OVERLAY MARK DEPENDENT DUMMY FILL TO MITIGATE GATE HEIGHT VARIATION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/07/2017
|
Application #:
|
14948587
|
Filing Dt:
|
11/23/2015
|
Publication #:
|
|
Pub Dt:
|
03/17/2016
| | | | |
Title:
|
METHOD AND DEVICE FOR AN INTEGRATED TRENCH CAPACITOR
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14948977
|
Filing Dt:
|
11/23/2015
|
Publication #:
|
|
Pub Dt:
|
03/17/2016
| | | | |
Title:
|
PARTIAL FIN ON OXIDE FOR IMPROVED ELECTRICAL ISOLATION OF RAISED ACTIVE REGIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/28/2017
|
Application #:
|
14951544
|
Filing Dt:
|
11/25/2015
|
Title:
|
ENERGY EFFICIENT HIGH-SPEED LINK AND METHOD TO MAXIMIZE ENERGY SAVINGS ON THE ENERGY EFFICIENT HIGH-SPEED LINK
|
|
|
Patent #:
|
|
Issue Dt:
|
01/03/2017
|
Application #:
|
14951815
|
Filing Dt:
|
11/25/2015
|
Publication #:
|
|
Pub Dt:
|
03/17/2016
| | | | |
Title:
|
RECOVERING FROM UNCORRECTED MEMORY ERRORS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/23/2017
|
Application #:
|
14952549
|
Filing Dt:
|
11/25/2015
|
Publication #:
|
|
Pub Dt:
|
05/25/2017
| | | | |
Title:
|
REPLACEMENT LOW-K SPACER
|
|
|
Patent #:
|
|
Issue Dt:
|
09/19/2017
|
Application #:
|
14953426
|
Filing Dt:
|
11/30/2015
|
Publication #:
|
|
Pub Dt:
|
03/24/2016
| | | | |
Title:
|
MANAGING RESTRICTED TAGGED CONTENT ELEMENTS WITHIN A PUBLISHED MESSAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/21/2017
|
Application #:
|
14953702
|
Filing Dt:
|
11/30/2015
|
Publication #:
|
|
Pub Dt:
|
02/23/2017
| | | | |
Title:
|
FINFET PCM ACCESS TRANSISTOR HAVING GATE-WRAPPED SOURCE AND DRAIN REGIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/22/2017
|
Application #:
|
14953874
|
Filing Dt:
|
11/30/2015
|
Publication #:
|
|
Pub Dt:
|
06/01/2017
| | | | |
Title:
|
METHODS OF FORMING A CONTACT STRUCTURE FOR A VERTICAL CHANNEL SEMICONDUCTOR DEVICE AND THE RESULTING DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/13/2016
|
Application #:
|
14954050
|
Filing Dt:
|
11/30/2015
|
Title:
|
SEMICONDUCTOR DEVICE INCLUDING FINFET AND FIN VARACTOR
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14954053
|
Filing Dt:
|
11/30/2015
|
Publication #:
|
|
Pub Dt:
|
06/01/2017
| | | | |
Title:
|
MASS SPECTROMETRY SYSTEM AND METHOD FOR CONTAMINANT IDENTIFICATION IN SEMICONDUCTOR FABRICATION
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14954112
|
Filing Dt:
|
11/30/2015
|
Publication #:
|
|
Pub Dt:
|
06/01/2017
| | | | |
Title:
|
AMORPHOUS METAL INTERCONNECTIONS BY SUBTRACTIVE ETCH
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14954151
|
Filing Dt:
|
11/30/2015
|
Publication #:
|
|
Pub Dt:
|
06/01/2017
| | | | |
Title:
|
SRAM-LIKE EBI STRUCTURE DESIGN AND IMPLEMENTATION TO CAPTURE MOSFET SOURCE-DRAIN LEAKAGE EARILER
|
|
|
Patent #:
|
|
Issue Dt:
|
09/12/2017
|
Application #:
|
14954166
|
Filing Dt:
|
11/30/2015
|
Publication #:
|
|
Pub Dt:
|
06/01/2017
| | | | |
Title:
|
REPLACEMENT BODY FINFET FOR IMPROVED JUNCTION PROFILE WITH GATE SELF-ALIGNED JUNCTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/11/2016
|
Application #:
|
14957842
|
Filing Dt:
|
12/03/2015
|
Publication #:
|
|
Pub Dt:
|
03/24/2016
| | | | |
Title:
|
NANOWIRE COMPATIBLE E-FUSE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/08/2017
|
Application #:
|
14957860
|
Filing Dt:
|
12/03/2015
|
Publication #:
|
|
Pub Dt:
|
06/08/2017
| | | | |
Title:
|
STRAIN ENGINEERING DEVICES USING PARTIAL DEPTH FILMS IN THROUGH-SUBSTRATE VIAS
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14958150
|
Filing Dt:
|
12/03/2015
|
Publication #:
|
|
Pub Dt:
|
06/08/2017
| | | | |
Title:
|
TRENCH BASED CHARGE PUMP DEVICE
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14958224
|
Filing Dt:
|
12/03/2015
|
Publication #:
|
|
Pub Dt:
|
06/08/2017
| | | | |
Title:
|
METHODS FOR PRODUCING INTEGRATED CIRCUITS WITH AIR GAPS AND INTEGRATED CIRCUITS PRODUCED FROM SUCH METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/16/2017
|
Application #:
|
14958345
|
Filing Dt:
|
12/03/2015
|
Publication #:
|
|
Pub Dt:
|
03/24/2016
| | | | |
Title:
|
BIPOLAR JUNCTION TRANSISTORS WITH AN AIR GAP IN THE SHALLOW TRENCH ISOLATION
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14958491
|
Filing Dt:
|
12/03/2015
|
Publication #:
|
|
Pub Dt:
|
03/24/2016
| | | | |
Title:
|
WAFER SLIP DETECTION DURING CMP PROCESSING
|
|
|
Patent #:
|
|
Issue Dt:
|
01/02/2018
|
Application #:
|
14959825
|
Filing Dt:
|
12/04/2015
|
Publication #:
|
|
Pub Dt:
|
06/08/2017
| | | | |
Title:
|
INTEGRATED CMOS WAFERS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/23/2016
|
Application #:
|
14960378
|
Filing Dt:
|
12/05/2015
|
Title:
|
METHOD TO PREVENT LATERAL EPITAXIAL GROWTH IN SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/07/2017
|
Application #:
|
14960380
|
Filing Dt:
|
12/05/2015
|
Title:
|
METHOD TO PREVENT LATERAL EPITAXIAL GROWTH IN SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14961566
|
Filing Dt:
|
12/07/2015
|
Publication #:
|
|
Pub Dt:
|
03/24/2016
| | | | |
Title:
|
PREVENTING EPI DAMAGE FOR CAP NITRIDE STRIP SCHEME IN A FIN-SHAPED FIELD EFFECT TRANSISTOR (FINFET) DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/26/2017
|
Application #:
|
14962015
|
Filing Dt:
|
12/08/2015
|
Publication #:
|
|
Pub Dt:
|
03/31/2016
| | | | |
Title:
|
FINFET SEMICONDUCTOR DEVICES WITH REPLACEMENT GATE STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/11/2017
|
Application #:
|
14963397
|
Filing Dt:
|
12/09/2015
|
Publication #:
|
|
Pub Dt:
|
06/15/2017
| | | | |
Title:
|
EPI FACET HEIGHT UNIFORMITY IMPROVEMENT FOR FDSOI TECHNOLOGIES
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14963683
|
Filing Dt:
|
12/09/2015
|
Publication #:
|
|
Pub Dt:
|
03/31/2016
| | | | |
Title:
|
FINFET SEMICONDUCTOR DEVICE WITH ISOLATED CHANNEL REGIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/04/2016
|
Application #:
|
14963789
|
Filing Dt:
|
12/09/2015
|
Publication #:
|
|
Pub Dt:
|
03/31/2016
| | | | |
Title:
|
METHOD FOR CREATING SELF-ALIGNED TRANSISTOR CONTACTS
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14964228
|
Filing Dt:
|
12/09/2015
|
Publication #:
|
|
Pub Dt:
|
06/15/2017
| | | | |
Title:
|
WAFER HANDLER FOR INFRARED LASER RELEASE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/07/2017
|
Application #:
|
14964746
|
Filing Dt:
|
12/10/2015
|
Title:
|
METHOD FOR CONTROLLED RECESSING OF MATERIALS IN CAVITIES IN IC DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/14/2017
|
Application #:
|
14964786
|
Filing Dt:
|
12/10/2015
|
Title:
|
LOCAL INTERCONNECT STRUCTURE INCLUDING NON-ERODED CONTACT VIA TRENCHES
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14964813
|
Filing Dt:
|
12/10/2015
|
Publication #:
|
|
Pub Dt:
|
06/15/2017
| | | | |
Title:
|
METHOD TO ADJUST ALLEY GAP BETWEEN LARGE BLOCKS FOR FLOORPLAN OPTIMIZATION
|
|
|
Patent #:
|
|
Issue Dt:
|
12/13/2016
|
Application #:
|
14965193
|
Filing Dt:
|
12/10/2015
|
Publication #:
|
|
Pub Dt:
|
04/21/2016
| | | | |
Title:
|
METHOD FOR MAKING HIGH VOLTAGE INTEGRATED CIRCUIT DEVICES IN A FIN-TYPE PROCESS AND RESULTING DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/07/2017
|
Application #:
|
14965267
|
Filing Dt:
|
12/10/2015
|
Title:
|
INTEGRATION OF HETEROJUNCTION BIPOLAR TRANSISTORS WITH DIFFERENT BASE PROFILES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2018
|
Application #:
|
14966781
|
Filing Dt:
|
12/11/2015
|
Publication #:
|
|
Pub Dt:
|
06/15/2017
| | | | |
Title:
|
WAVEGUIDE STRUCTURES USED IN PHONOTICS CHIP PACKAGING
|
|
|
Patent #:
|
|
Issue Dt:
|
11/22/2016
|
Application #:
|
14966881
|
Filing Dt:
|
12/11/2015
|
Title:
|
FREQUENCY-LOCKED VOLTAGE REGULATED LOOP
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14967755
|
Filing Dt:
|
12/14/2015
|
Publication #:
|
|
Pub Dt:
|
06/15/2017
| | | | |
Title:
|
MULTIPLE PATTERNING METHOD FOR SUBSTRATE
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14967797
|
Filing Dt:
|
12/14/2015
|
Publication #:
|
|
Pub Dt:
|
04/07/2016
| | | | |
Title:
|
FIELD EFFECT TRANSISTOR AND METHOD OF FABRICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
01/17/2017
|
Application #:
|
14967946
|
Filing Dt:
|
12/14/2015
|
Title:
|
METHOD AND STRUCTURE FOR III-V NANOWIRE TUNNEL FETS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/07/2017
|
Application #:
|
14967983
|
Filing Dt:
|
12/14/2015
|
Publication #:
|
|
Pub Dt:
|
04/07/2016
| | | | |
Title:
|
SEMICONDUCTOR DEVICE COMPRISING CONTACT STRUCTURES WITH PROTECTION LAYERS FORMED ON SIDEWALLS OF CONTACT ETCH STOP LAYERS
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14968061
|
Filing Dt:
|
12/14/2015
|
Publication #:
|
|
Pub Dt:
|
04/07/2016
| | | | |
Title:
|
SUSPENDED BODY FIELD EFFECT TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
03/14/2017
|
Application #:
|
14969449
|
Filing Dt:
|
12/15/2015
|
Title:
|
FIN-TYPE METAL-SEMICONDUCTOR RESISTORS AND FABRICATION METHODS THEREOF
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14969772
|
Filing Dt:
|
12/15/2015
|
Publication #:
|
|
Pub Dt:
|
06/15/2017
| | | | |
Title:
|
PATTERNED MAGNETIC SHIELDS FOR INDUCTORS AND TRANSFORMERS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/11/2017
|
Application #:
|
14970661
|
Filing Dt:
|
12/16/2015
|
Publication #:
|
|
Pub Dt:
|
06/22/2017
| | | | |
Title:
|
HORIZONTAL GATE ALL AROUND NANOWIRE TRANSISTOR BOTTOM ISOLATION
|
|
|
Patent #:
|
|
Issue Dt:
|
04/10/2018
|
Application #:
|
14970725
|
Filing Dt:
|
12/16/2015
|
Publication #:
|
|
Pub Dt:
|
06/22/2017
| | | | |
Title:
|
STRUCTURE AND METHOD FOR FULLY DEPLETED SILICON ON INSULATOR STRUCTURE FOR THRESHOLD VOLTAGE MODIFICATION
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14974136
|
Filing Dt:
|
12/18/2015
|
Publication #:
|
|
Pub Dt:
|
06/22/2017
| | | | |
Title:
|
SEMICONDUCTOR STRUCTURE HAVING SILICON GERMANIUM FINS AND METHOD OF FABRICATING SAME
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14974309
|
Filing Dt:
|
12/18/2015
|
Publication #:
|
|
Pub Dt:
|
06/22/2017
| | | | |
Title:
|
POST-POLISH WAFER CLEANING
|
|
|
Patent #:
|
|
Issue Dt:
|
05/02/2017
|
Application #:
|
14974589
|
Filing Dt:
|
12/18/2015
|
Title:
|
SELF ALIGNED GATE SHAPE PREVENTING VOID FORMATION
|
|
|
Patent #:
|
|
Issue Dt:
|
01/22/2019
|
Application #:
|
14975726
|
Filing Dt:
|
12/19/2015
|
Publication #:
|
|
Pub Dt:
|
04/14/2016
| | | | |
Title:
|
SELF ALIGNED VIA FUSE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/31/2017
|
Application #:
|
14976417
|
Filing Dt:
|
12/21/2015
|
Title:
|
METHOD FOR MANUFACTURING IN A SEMICONDUCTOR DEVICE A LOW RESISTANCE VIA WITHOUT A BOTTOM LINER
|
|
|
Patent #:
|
|
Issue Dt:
|
07/18/2017
|
Application #:
|
14976530
|
Filing Dt:
|
12/21/2015
|
Publication #:
|
|
Pub Dt:
|
04/21/2016
| | | | |
Title:
|
SYSTEMS AND METHODS FOR MANAGING COMPUTING SYSTEMS UTILIZING AUGMENTED REALITY
|
|
|
Patent #:
|
|
Issue Dt:
|
01/03/2017
|
Application #:
|
14977737
|
Filing Dt:
|
12/22/2015
|
Publication #:
|
|
Pub Dt:
|
04/21/2016
| | | | |
Title:
|
SCR WITH FIN BODY REGIONS FOR ESD PROTECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/21/2017
|
Application #:
|
14977899
|
Filing Dt:
|
12/22/2015
|
Title:
|
SUBSURFACE WIRES OF INTEGRATED CHIP AND METHODS OF FORMING
|
|
|
Patent #:
|
|
Issue Dt:
|
06/27/2017
|
Application #:
|
14978650
|
Filing Dt:
|
12/22/2015
|
Publication #:
|
|
Pub Dt:
|
06/22/2017
| | | | |
Title:
|
METHODS AND DEVICES FOR BACK END OF LINE VIA FORMATION
|
|
|
Patent #:
|
|
Issue Dt:
|
07/10/2018
|
Application #:
|
14980320
|
Filing Dt:
|
12/28/2015
|
Publication #:
|
|
Pub Dt:
|
06/29/2017
| | | | |
Title:
|
SELF-ALIGNED VIA FORMING TO CONDUCTIVE LINE AND RELATED WIRING STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/24/2018
|
Application #:
|
14981574
|
Filing Dt:
|
12/28/2015
|
Publication #:
|
|
Pub Dt:
|
04/28/2016
| | | | |
Title:
|
REPLACEMENT GATE STRUCTURES FOR TRANSISTOR DEVICES
|
|