skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:056987/0001   Pages: 1045
Recorded: 05/12/2021
Attorney Dkt #:37188/13
Conveyance: RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS).
1
Patent #:
Issue Dt:
12/19/2017
Application #:
15051420
Filing Dt:
02/23/2016
Publication #:
Pub Dt:
09/15/2016
Title:
REDUCING RISK OF PUNCH-THROUGH IN FINFET SEMICONDUCTOR STRUCTURE
2
Patent #:
Issue Dt:
05/23/2017
Application #:
15051734
Filing Dt:
02/24/2016
Publication #:
Pub Dt:
06/16/2016
Title:
INTEGRATED CIRCUITS WITH DUAL SILICIDE CONTACTS AND METHODS FOR FABRICATING SAME
3
Patent #:
Issue Dt:
05/15/2018
Application #:
15051791
Filing Dt:
02/24/2016
Publication #:
Pub Dt:
02/02/2017
Title:
FINFET ELECTRICAL CHARACTERIZATION WITH ENHANCED HALL EFFECT AND PROBE
4
Patent #:
Issue Dt:
05/15/2018
Application #:
15052098
Filing Dt:
02/24/2016
Publication #:
Pub Dt:
08/24/2017
Title:
METHODS OF FORMING GRAPHENE CONTACTS ON SOURCE/DRAIN REGIONS OF FINFET DEVICES
5
Patent #:
Issue Dt:
05/02/2017
Application #:
15052961
Filing Dt:
02/25/2016
Title:
SERIAL CAPACITOR DEVICE WITH MIDDLE ELECTRODE CONTACT AND METHODS OF MAKING SAME
6
Patent #:
Issue Dt:
06/06/2017
Application #:
15053365
Filing Dt:
02/25/2016
Title:
SEMICONDUCTOR STRUCTURE INCLUDING A NONVOLATILE MEMORY CELL HAVING A CHARGE TRAPPING LAYER AND METHOD FOR THE FORMATION THEREOF
7
Patent #:
Issue Dt:
08/29/2017
Application #:
15053485
Filing Dt:
02/25/2016
Publication #:
Pub Dt:
08/31/2017
Title:
METHOD OF FORMING A SEMICONDUCTOR DEVICE STRUCTURE AND SEMICONDUCTOR DEVICE STRUCTURE
8
Patent #:
NONE
Issue Dt:
Application #:
15053640
Filing Dt:
02/25/2016
Publication #:
Pub Dt:
06/30/2016
Title:
DEVICES FORMED BY PERFORMING A COMMON ETCH PATTERNING PROCESS TO FORM GATE AND SOURCE/DRAIN CONTACT OPENINGS
9
Patent #:
Issue Dt:
10/03/2017
Application #:
15053818
Filing Dt:
02/25/2016
Publication #:
Pub Dt:
08/31/2017
Title:
COMPENSATING FOR LITHOGRAPHIC LIMITATIONS IN FABRICATING SEMICONDUCTOR INTERCONNECT STRUCTURES
10
Patent #:
Issue Dt:
08/29/2017
Application #:
15053867
Filing Dt:
02/25/2016
Publication #:
Pub Dt:
08/31/2017
Title:
FORMATION OF WORK-FUNCTION LAYERS FOR GATE ELECTRODE USING A GAS CLUSTER ION BEAM
11
Patent #:
Issue Dt:
03/27/2018
Application #:
15053984
Filing Dt:
02/25/2016
Publication #:
Pub Dt:
08/31/2017
Title:
METHOD, APPARATUS, AND SYSTEM HAVING SUPER STEEP RETROGRADE WELL WITH SILICON AND SILICON GERMANIUM FINS
12
Patent #:
Issue Dt:
02/21/2017
Application #:
15054314
Filing Dt:
02/26/2016
Title:
METHODS OF FORMING FINS WITH DIFFERENT FIN HEIGHTS
13
Patent #:
Issue Dt:
08/29/2017
Application #:
15054355
Filing Dt:
02/26/2016
Publication #:
Pub Dt:
08/31/2017
Title:
FINFET DEVICE WITH ENLARGED CHANNEL REGIONS
14
Patent #:
Issue Dt:
10/11/2016
Application #:
15054951
Filing Dt:
02/26/2016
Publication #:
Pub Dt:
06/23/2016
Title:
UNIFORM JUNCTION FORMATION IN FINFETS
15
Patent #:
Issue Dt:
01/01/2019
Application #:
15055571
Filing Dt:
02/27/2016
Publication #:
Pub Dt:
06/08/2017
Title:
STRUCTURE TO PREVENT LATERAL EPITAXIAL GROWTH IN SEMICONDUCTOR DEVICES
16
Patent #:
Issue Dt:
04/18/2017
Application #:
15055805
Filing Dt:
02/29/2016
Publication #:
Pub Dt:
06/23/2016
Title:
Semiconductor Devices with an Etch Stop Layer on Gate End-Portions Located above an Isolation Region
17
Patent #:
Issue Dt:
08/29/2017
Application #:
15055826
Filing Dt:
02/29/2016
Publication #:
Pub Dt:
08/31/2017
Title:
SEMICONDUCTOR DEVICES WITH VARYING THRESHOLD VOLTAGE AND FABRICATION METHODS THEREOF
18
Patent #:
Issue Dt:
09/05/2017
Application #:
15056513
Filing Dt:
02/29/2016
Publication #:
Pub Dt:
08/31/2017
Title:
FIN CUTTING PROCESS FOR MANUFACTURING FINFET SEMICONDUCTOR DEVICES
19
Patent #:
Issue Dt:
08/29/2017
Application #:
15056966
Filing Dt:
02/29/2016
Publication #:
Pub Dt:
08/31/2017
Title:
METHOD, APPARATUS AND SYSTEM FOR IMPROVED NANOWIRE/NANOSHEET SPACERS
20
Patent #:
Issue Dt:
04/25/2017
Application #:
15057727
Filing Dt:
03/01/2016
Title:
METHOD OF USING DUMMY PATTERNS FOR OVERLAY TARGET DESIGN AND OVERLAY CONTROL
21
Patent #:
Issue Dt:
02/27/2018
Application #:
15057791
Filing Dt:
03/01/2016
Publication #:
Pub Dt:
06/23/2016
Title:
BIPOLAR JUNCTION TRANSISTORS AND METHODS OF FABRICATION
22
Patent #:
Issue Dt:
02/21/2017
Application #:
15058238
Filing Dt:
03/02/2016
Title:
METHOD AND STRUCTURE FOR SRB ELASTIC RELAXATION
23
Patent #:
Issue Dt:
05/22/2018
Application #:
15058669
Filing Dt:
03/02/2016
Publication #:
Pub Dt:
06/23/2016
Title:
NITRIDE SPACER FOR PROTECTING A FIN-SHAPED FIELD EFFECT TRANSISTOR (FINFET) DEVICE
24
Patent #:
NONE
Issue Dt:
Application #:
15059481
Filing Dt:
03/03/2016
Publication #:
Pub Dt:
06/30/2016
Title:
METHODS OF FORMING CONTACT STRUCTURES FOR SEMICONDUCTOR DEVICES AND THE RESULTING DEVICES
25
Patent #:
Issue Dt:
07/04/2017
Application #:
15059793
Filing Dt:
03/03/2016
Publication #:
Pub Dt:
06/30/2016
Title:
CONFORMAL NITRIDATION OF ONE OR MORE FIN-TYPE TRANSISTOR LAYERS
26
Patent #:
Issue Dt:
12/06/2016
Application #:
15060009
Filing Dt:
03/03/2016
Title:
METHOD OF FORMING A GATE MASK FOR FABRICATING A STRUCTURE OF GATE LINES
27
Patent #:
Issue Dt:
01/16/2018
Application #:
15060067
Filing Dt:
03/03/2016
Publication #:
Pub Dt:
09/07/2017
Title:
FIELD-EFFECT TRANSISTORS WITH A NON-RELAXED STRAINED CHANNEL
28
Patent #:
Issue Dt:
10/18/2016
Application #:
15060691
Filing Dt:
03/04/2016
Title:
METHODS TO UTILIZE MERGED SPACERS FOR USE IN FIN GENERATION IN TAPERED IC DEVICES
29
Patent #:
Issue Dt:
11/07/2017
Application #:
15060761
Filing Dt:
03/04/2016
Publication #:
Pub Dt:
09/07/2017
Title:
COMMON METAL CONTACT REGIONS HAVING DIFFERENT SCHOTTKY BARRIER HEIGHTS AND METHODS OF MANUFACTURING SAME
30
Patent #:
Issue Dt:
05/09/2017
Application #:
15060806
Filing Dt:
03/04/2016
Publication #:
Pub Dt:
06/30/2016
Title:
SEMICONDUCTOR DEVICES WITH GRAPHENE NANORIBBONS
31
Patent #:
NONE
Issue Dt:
Application #:
15061725
Filing Dt:
03/04/2016
Publication #:
Pub Dt:
06/30/2016
Title:
BIPOLAR TRANSISTOR WITH EXTRINSIC BASE REGION AND METHODS OF FABRICATION
32
Patent #:
NONE
Issue Dt:
Application #:
15062257
Filing Dt:
03/07/2016
Publication #:
Pub Dt:
09/07/2017
Title:
IN-SITU EUV COLLECTOR CLEANING UTILIZING A CRYOGENIC PROCESS
33
Patent #:
NONE
Issue Dt:
Application #:
15062302
Filing Dt:
03/07/2016
Publication #:
Pub Dt:
09/07/2017
Title:
PROCESSOR WITH CONTENT ADDRESSABLE MEMORY (CAM) AND MONITOR COMPONENT
34
Patent #:
NONE
Issue Dt:
Application #:
15062328
Filing Dt:
03/07/2016
Publication #:
Pub Dt:
09/07/2017
Title:
METHODS OF FORMING CONDUCTIVE STRUCTURES WITH DIFFERENT MATERIAL COMPOSITIONS IN A METALLIZATION LAYER
35
Patent #:
NONE
Issue Dt:
Application #:
15062465
Filing Dt:
03/07/2016
Publication #:
Pub Dt:
06/16/2016
Title:
REPLACEMENT METAL GATE INCLUDING DIELECTRIC GATE MATERIAL
36
Patent #:
Issue Dt:
01/02/2018
Application #:
15062484
Filing Dt:
03/07/2016
Publication #:
Pub Dt:
09/07/2017
Title:
TEST METHOD AND STRUCTURE FOR INTEGRATED CIRCUITS BEFORE COMPLETE METALIZATION
37
Patent #:
Issue Dt:
04/25/2017
Application #:
15063563
Filing Dt:
03/08/2016
Publication #:
Pub Dt:
08/04/2016
Title:
SPECIAL CONSTRUCT FOR CONTINUOUS NON-UNIFORM RX FINFET STANDARD CELLS
38
Patent #:
Issue Dt:
10/25/2016
Application #:
15063604
Filing Dt:
03/08/2016
Publication #:
Pub Dt:
09/15/2016
Title:
GATE AND SOURCE/DRAIN CONTACT STRUCTURES FOR A SEMICONDUCTOR DEVICE
39
Patent #:
NONE
Issue Dt:
Application #:
15063633
Filing Dt:
03/08/2016
Publication #:
Pub Dt:
06/30/2016
Title:
FINFET DEVICE WITH A SUBSTANTIALLY SELF-ALIGNED ISOLATION REGION POSITIONED UNDER THE CHANNEL REGION
40
Patent #:
Issue Dt:
07/03/2018
Application #:
15064755
Filing Dt:
03/09/2016
Publication #:
Pub Dt:
06/30/2016
Title:
METHODS OF FORMING 3-D INTEGRATED SEMICONDUCTOR DEVICES HAVING INTERMEDIATE HEAT SPREADING CAPABILITIES
41
Patent #:
Issue Dt:
06/06/2017
Application #:
15065331
Filing Dt:
03/09/2016
Title:
CHIP STRUCTURES WITH DISTRIBUTED WIRING
42
Patent #:
NONE
Issue Dt:
Application #:
15065998
Filing Dt:
03/10/2016
Publication #:
Pub Dt:
06/30/2016
Title:
SEMICONDUCTOR DEVICES WITH CONDUCTIVE CONTACT STRUCTURES HAVING A LARGER METAL SILICIDE CONTACT AREA
43
Patent #:
Issue Dt:
10/10/2017
Application #:
15066374
Filing Dt:
03/10/2016
Publication #:
Pub Dt:
06/30/2016
Title:
SEMICONDUCTOR STRUCTURES WITH ISOLATED OHMIC TRENCHES AND STAND-ALONE ISOLATION TRENCHES AND RELATED METHOD
44
Patent #:
Issue Dt:
03/07/2017
Application #:
15067365
Filing Dt:
03/11/2016
Title:
METHODS OF FORMING RUTHENIUM CONDUCTIVE STRUCTURES IN A METALLIZATION LAYER
45
Patent #:
Issue Dt:
01/03/2017
Application #:
15067435
Filing Dt:
03/11/2016
Title:
SINGLE DIFFUSION BREAK STRUCTURE
46
Patent #:
Issue Dt:
01/10/2017
Application #:
15067455
Filing Dt:
03/11/2016
Title:
SINGLE DIFFUSION BREAK STRUCTURE AND CUTS LATER METHOD OF MAKING
47
Patent #:
Issue Dt:
03/19/2019
Application #:
15067540
Filing Dt:
03/11/2016
Publication #:
Pub Dt:
09/14/2017
Title:
METHOD, APPARATUS AND SYSTEM FOR A HIGH DENSITY MIDDLE OF LINE FLOW
48
Patent #:
Issue Dt:
11/14/2017
Application #:
15067953
Filing Dt:
03/11/2016
Publication #:
Pub Dt:
09/14/2017
Title:
METHODS, APPARATUS AND SYSTEM FOR A PASSTHROUGH-BASED ARCHITECTURE
49
Patent #:
Issue Dt:
04/03/2018
Application #:
15068059
Filing Dt:
03/11/2016
Publication #:
Pub Dt:
09/14/2017
Title:
PHOTONICS CHIP
50
Patent #:
Issue Dt:
10/25/2016
Application #:
15071255
Filing Dt:
03/16/2016
Title:
SAV USING SELECTIVE SAQP/SADP
51
Patent #:
Issue Dt:
07/04/2017
Application #:
15071600
Filing Dt:
03/16/2016
Title:
INTEGRATED CIRCUITS WITH REPLACEMENT METAL GATES AND METHODS FOR FABRICATING THE SAME
52
Patent #:
Issue Dt:
07/25/2017
Application #:
15071641
Filing Dt:
03/16/2016
Title:
EMBEDDED POLYSILICON RESISTORS WITH CRYSTALLIZATION BARRIERS
53
Patent #:
Issue Dt:
01/09/2018
Application #:
15071890
Filing Dt:
03/16/2016
Publication #:
Pub Dt:
07/07/2016
Title:
METROLOGY PATTERN LAYOUT AND METHOD OF USE THEREOF
54
Patent #:
Issue Dt:
01/02/2018
Application #:
15072626
Filing Dt:
03/17/2016
Publication #:
Pub Dt:
09/21/2017
Title:
BLOCK PATTERNING METHOD ENABLING MERGED SPACE IN SRAM WITH HETEROGENEOUS MANDREL
55
Patent #:
NONE
Issue Dt:
Application #:
15072655
Filing Dt:
03/17/2016
Publication #:
Pub Dt:
09/21/2017
Title:
INTEGRATED CIRCUIT PACKAGE USING POLYMER-SOLDER BALL STRUCTURES AND FORMING METHODS
56
Patent #:
Issue Dt:
08/02/2016
Application #:
15073050
Filing Dt:
03/17/2016
Title:
POC PROCESS FLOW FOR CONFORMAL RECESS FILL
57
Patent #:
Issue Dt:
05/09/2017
Application #:
15073065
Filing Dt:
03/17/2016
Publication #:
Pub Dt:
03/02/2017
Title:
FIN CUT FOR TAPER DEVICE
58
Patent #:
Issue Dt:
04/11/2017
Application #:
15073100
Filing Dt:
03/17/2016
Publication #:
Pub Dt:
07/07/2016
Title:
SEMICONDUCTOR DEVICE WITH DIFFERENT FIN SETS
59
Patent #:
Issue Dt:
05/08/2018
Application #:
15073740
Filing Dt:
03/18/2016
Publication #:
Pub Dt:
09/21/2017
Title:
TRANSISTOR STRUCTURE WITH VARIED GATE CROSS-SECTIONAL AREA
60
Patent #:
Issue Dt:
11/29/2016
Application #:
15073936
Filing Dt:
03/18/2016
Publication #:
Pub Dt:
07/14/2016
Title:
CHANNEL CLADDING LAST PROCESS FLOW FOR FORMING A CHANNEL REGION ON A FINFET DEVICE HAVING A REDUCED SIZE FIN IN THE CHANNEL REGION
61
Patent #:
Issue Dt:
07/18/2017
Application #:
15074235
Filing Dt:
03/18/2016
Title:
METHODS FOR DIRECT MEASUREMENT OF PITCH-WALKING IN LITHOGRAPHIC MULTIPLE PATTERNING
62
Patent #:
Issue Dt:
01/30/2018
Application #:
15074483
Filing Dt:
03/18/2016
Publication #:
Pub Dt:
07/14/2016
Title:
METHODS FOR FABRICATING INTEGRATED CIRCUITS WITH IMPROVED IMPLANTATION PROCESSES
63
Patent #:
Issue Dt:
05/30/2017
Application #:
15075352
Filing Dt:
03/21/2016
Title:
FINFET BASED FLASH MEMORY CELL
64
Patent #:
Issue Dt:
09/19/2017
Application #:
15075378
Filing Dt:
03/21/2016
Publication #:
Pub Dt:
09/21/2017
Title:
INLINE MONITORING OF TRANSISTOR-TO-TRANSISTOR CRITICAL DIMENSION
65
Patent #:
Issue Dt:
08/30/2016
Application #:
15075437
Filing Dt:
03/21/2016
Publication #:
Pub Dt:
08/04/2016
Title:
METHODS OF FORMING FIN ISOLATION REGIONS ON FINFET SEMICONDUCTOR DEVICES USING AN OXIDATION-BLOCKING LAYER OF MATERIAL AND BY PERFORMING A FIN-TRIMMING PROCESS
66
Patent #:
Issue Dt:
08/01/2017
Application #:
15075557
Filing Dt:
03/21/2016
Title:
METHODS, APPARATUS AND SYSTEM FOR LOCAL ISOLATION FORMATION FOR FINFET DEVICES
67
Patent #:
Issue Dt:
10/17/2017
Application #:
15075668
Filing Dt:
03/21/2016
Publication #:
Pub Dt:
09/21/2017
Title:
SEMICONDUCTOR STRUCTURE HAVING INSULATOR PILLARS AND SEMICONDUCTOR MATERIAL ON SUBSTRATE
68
Patent #:
NONE
Issue Dt:
Application #:
15075886
Filing Dt:
03/21/2016
Publication #:
Pub Dt:
09/21/2017
Title:
TACTILE SENSING INTRUMENTED WAFER
69
Patent #:
Issue Dt:
07/25/2017
Application #:
15075890
Filing Dt:
03/21/2016
Title:
DEVICES AND METHODS FOR DYNAMICALLY TUNABLE BIASING TO BACKPLATES AND WELLS
70
Patent #:
Issue Dt:
02/14/2017
Application #:
15076842
Filing Dt:
03/22/2016
Title:
FORMING SYMMETRICAL STRESS LINERS FOR STRAINED CMOS VERTICAL NANOWIRE FIELD-EFFECT TRANSISTORS
71
Patent #:
Issue Dt:
02/07/2017
Application #:
15076850
Filing Dt:
03/22/2016
Publication #:
Pub Dt:
07/14/2016
Title:
SEMICONDUCTOR DEVICE COMPRISING FERROELECTRIC ELEMENTS AND FAST HIGH-K METAL GATE TRANSISTORS
72
Patent #:
NONE
Issue Dt:
Application #:
15076895
Filing Dt:
03/22/2016
Publication #:
Pub Dt:
07/14/2016
Title:
DEVICES WITH FULLY AND PARTIALLY SILICIDED GATE STRUCTURES IN GATE FIRST CMOS TECHNOLOGIES
73
Patent #:
Issue Dt:
09/06/2016
Application #:
15076992
Filing Dt:
03/22/2016
Publication #:
Pub Dt:
07/14/2016
Title:
ANTIFERROMAGNETIC STORAGE DEVICE
74
Patent #:
NONE
Issue Dt:
Application #:
15077153
Filing Dt:
03/22/2016
Publication #:
Pub Dt:
07/14/2016
Title:
FINFET STRUCTURES HAVING UNIFORM CHANNEL SIZE AND METHODS OF FABRICATION
75
Patent #:
NONE
Issue Dt:
Application #:
15077378
Filing Dt:
03/22/2016
Publication #:
Pub Dt:
07/14/2016
Title:
INTEGRATED CIRCUITS WITH ELECTRONIC FUSE STRUCTURES
76
Patent #:
Issue Dt:
11/14/2017
Application #:
15077480
Filing Dt:
03/22/2016
Publication #:
Pub Dt:
09/28/2017
Title:
METHOD OF FORMING A PATTERN FOR INTERCONNECTION LINES AND ASSOCIATED CONTINUITY BLOCKS IN AN INTEGRATED CIRCUIT
77
Patent #:
Issue Dt:
08/29/2017
Application #:
15078032
Filing Dt:
03/23/2016
Publication #:
Pub Dt:
10/27/2016
Title:
METHODS FOR MODIFYING AN INTEGRATED CIRCUIT LAYOUT DESIGN
78
Patent #:
Issue Dt:
05/08/2018
Application #:
15078112
Filing Dt:
03/23/2016
Publication #:
Pub Dt:
09/28/2017
Title:
Nanowire-Based Vertical Memory Cell Array having a Back Plate and Nanowire Seeds Contacting a Bit Line
79
Patent #:
NONE
Issue Dt:
Application #:
15078247
Filing Dt:
03/23/2016
Publication #:
Pub Dt:
09/28/2017
Title:
INTRODUCING MATERIAL WITH A LOWER ETCH RATE TO FORM A T-SHAPED SDB STI STRUCTURE
80
Patent #:
Issue Dt:
08/21/2018
Application #:
15079142
Filing Dt:
03/24/2016
Publication #:
Pub Dt:
09/28/2017
Title:
METHODS FOR FIN THINNING PROVIDING IMPROVED SCE AND S/D EPI GROWTH
81
Patent #:
NONE
Issue Dt:
Application #:
15080369
Filing Dt:
03/24/2016
Publication #:
Pub Dt:
07/21/2016
Title:
METHODS FOR PREVENTING OXIDATION DAMAGE DURING FINFET FABRICATION
82
Patent #:
Issue Dt:
07/30/2019
Application #:
15081443
Filing Dt:
03/25/2016
Publication #:
Pub Dt:
09/28/2017
Title:
COMPACT DEVICE STRUCTURES FOR A BIPOLAR JUNCTION TRANSISTOR
83
Patent #:
Issue Dt:
08/20/2019
Application #:
15082103
Filing Dt:
03/28/2016
Publication #:
Pub Dt:
07/21/2016
Title:
FINFET WITH MULTILAYER FINS FOR MULTI-VALUE LOGIC (MVL) APPLICATIONS AND METHOD OF FORMING
84
Patent #:
Issue Dt:
12/05/2017
Application #:
15082242
Filing Dt:
03/28/2016
Publication #:
Pub Dt:
09/28/2017
Title:
METHODS, APPARATUS AND SYSTEM FOR STI RECESS CONTROL FOR HIGHLY SCALED FINFET DEVICES
85
Patent #:
Issue Dt:
08/04/2020
Application #:
15083787
Filing Dt:
03/29/2016
Publication #:
Pub Dt:
10/05/2017
Title:
REPAIRABLE RIGID TEST PROBE CARD ASSEMBLY
86
Patent #:
Issue Dt:
04/24/2018
Application #:
15083914
Filing Dt:
03/29/2016
Publication #:
Pub Dt:
10/05/2017
Title:
TRANSISTOR STRUCTURES GATED USING A CONDUCTOR-FILLED VIA OR TRENCH
87
Patent #:
Issue Dt:
05/02/2017
Application #:
15084004
Filing Dt:
03/29/2016
Title:
WAFER BONDING USING BORON AND NITROGEN BASED BONDING STACK
88
Patent #:
Issue Dt:
01/30/2018
Application #:
15084576
Filing Dt:
03/30/2016
Publication #:
Pub Dt:
10/05/2017
Title:
OVERLAY SAMPLING REDUCTION
89
Patent #:
Issue Dt:
12/26/2017
Application #:
15084807
Filing Dt:
03/30/2016
Publication #:
Pub Dt:
10/05/2017
Title:
METHOD TO IMPROVE CRYSTALLINE REGROWTH
90
Patent #:
Issue Dt:
06/05/2018
Application #:
15085077
Filing Dt:
03/30/2016
Publication #:
Pub Dt:
10/05/2017
Title:
METHOD AND IC STRUCTURE FOR INCREASING PITCH BETWEEN GATES
91
Patent #:
Issue Dt:
08/23/2016
Application #:
15085112
Filing Dt:
03/30/2016
Title:
FIELD EFFECT TRANSISTOR DEVICE SPACERS
92
Patent #:
Issue Dt:
10/18/2016
Application #:
15085376
Filing Dt:
03/30/2016
Title:
FIELD EFFECT TRANSISTOR DEVICE SPACERS
93
Patent #:
Issue Dt:
07/18/2017
Application #:
15087074
Filing Dt:
03/31/2016
Title:
FABRICATION OF VERTICAL FIELD EFFECT TRANSISTOR STRUCTURE WITH CONTROLLED GATE LENGTH
94
Patent #:
Issue Dt:
04/25/2017
Application #:
15087392
Filing Dt:
03/31/2016
Title:
SEMICONDUCTOR STRUCTURE INCLUDING A TRENCH CAPPING LAYER AND METHOD FOR THE FORMATION THEREOF
95
Patent #:
Issue Dt:
04/03/2018
Application #:
15088874
Filing Dt:
04/01/2016
Publication #:
Pub Dt:
10/05/2017
Title:
MULTI-FINGER DEVICES IN MUTLIPLE-GATE-CONTACTED-PITCH, INTEGRATED STRUCTURES
96
Patent #:
Issue Dt:
05/23/2017
Application #:
15089647
Filing Dt:
04/04/2016
Publication #:
Pub Dt:
07/28/2016
Title:
FINFET CROSSPOINT FLASH MEMORY
97
Patent #:
Issue Dt:
11/21/2017
Application #:
15089834
Filing Dt:
04/04/2016
Publication #:
Pub Dt:
10/05/2017
Title:
METHODS OF FORMING SELF-ALIGNED CONTACT STRUCTURES BY WORK FUNCTION MATERIAL LAYER RECESSING AND THE RESULTING DEVICES
98
Patent #:
Issue Dt:
10/10/2017
Application #:
15089914
Filing Dt:
04/04/2016
Publication #:
Pub Dt:
10/05/2017
Title:
SEMICONDUCTOR STRUCTURE INCLUDING A TRANSISTOR INCLUDING A GATE ELECTRODE REGION PROVIDED IN A SUBSTRATE AND METHOD FOR THE FORMATION THEREOF
99
Patent #:
Issue Dt:
01/23/2018
Application #:
15091020
Filing Dt:
04/05/2016
Publication #:
Pub Dt:
06/15/2017
Title:
METHOD OF FORMING A SEMICONDUCTOR DEVICE STRUCTURE USING DIFFERING SPACER WIDTHS AND THE RESULTING SEMICONDUCTOR DEVICE STRUCTURE
100
Patent #:
Issue Dt:
11/28/2017
Application #:
15091138
Filing Dt:
04/05/2016
Publication #:
Pub Dt:
10/05/2017
Title:
METHODS OF FORMING MIS CONTACT STRUCTURES ON TRANSISTOR DEVICES
Assignor
1
Exec Dt:
11/17/2020
Assignee
1
440 STONE BREAK ROAD EXTENSION
MALTA, NEW YORK 12020
Correspondence name and address
BENJAMIN PETERSEN
1460 EL CAMINO REAL, 2ND FLOOR
SHEARMAN & STERLING LLP
MENLO PARK, CA 94025

Search Results as of: 05/09/2024 09:02 AM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT