USPTO Assignments on the Web

	United States Patent and Trademark Office
	Home\|Site Index\|Search\|Guides\|Contacts\|eBusiness\|eBiz alerts\|News\|Help

Assignments on the Web > Patent Query

Patent Assignment Details

NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:	056987/0001			Pages:	1045
		Recorded:	05/12/2021
Attorney Dkt #:	37188/13
Conveyance:	RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS).

Total properties: 18026
Page 172 of 181
Pages: 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181

Patent #:	10504798	Issue Dt:	12/10/2019	Application #:	15897204	Filing Dt:	02/15/2018
Publication #:	US20190252268	Pub Dt:	08/15/2019
Title:	GATE CUT IN REPLACEMENT METAL GATE PROCESS

Patent #:	10741497	Issue Dt:	08/11/2020	Application #:	15897416	Filing Dt:	02/15/2018
Publication #:	US20190252320	Pub Dt:	08/15/2019
Title:	CONTACT AND INTERCONNECT STRUCTURES

Patent #:	10707330	Issue Dt:	07/07/2020	Application #:	15897570	Filing Dt:	02/15/2018
Publication #:	US20190252522	Pub Dt:	08/15/2019
Title:	SEMICONDUCTOR DEVICE WITH INTERCONNECT TO SOURCE/DRAIN

Patent #:	10276700	Issue Dt:	04/30/2019	Application #:	15897820	Filing Dt:	02/15/2018
Publication #:	US20180175179	Pub Dt:	06/21/2018
Title:	SYMMETRICAL LATERAL BIPOLAR JUNCTION TRANSISTOR AND USE OF SAME IN CHARACTERIZING AND PROTECTING TRANSISTORS

Patent #:	10411069	Issue Dt:	09/10/2019	Application #:	15898547	Filing Dt:	02/17/2018
Publication #:	US20190259808	Pub Dt:	08/22/2019
Title:	INTEGRATED CIRCUITS INCLUDING MAGNETIC RANDOM ACCESS MEMORY STRUCTURES AND METHODS FOR FABRICATING THE SAME

Patent #:	10381406	Issue Dt:	08/13/2019	Application #:	15898555	Filing Dt:	02/17/2018
Publication #:	US20190259809	Pub Dt:	08/22/2019
Title:	INTEGRATED CIRCUITS INCLUDING MAGNETIC RANDOM ACCESS MEMORY STRUCTURES HAVING REDUCED SWITCHING ENERGY BARRIERS FOR DUAL BIT OPERATION AND METHODS FOR FABRICATING THE SAME

Patent #:	10468456	Issue Dt:	11/05/2019	Application #:	15898562	Filing Dt:	02/17/2018
Publication #:	US20190259810	Pub Dt:	08/22/2019
Title:	INTEGRATED CIRCUITS INCLUDING MAGNETIC RANDOM ACCESS MEMORY STRUCTURES HAVING REDUCED SWITCHING ENERGY BARRIERS FOR DIFFERENTIAL BIT OPERATION AND METHODS FOR FABRICATING THE SAME

Patent #:	10607893	Issue Dt:	03/31/2020	Application #:	15898569	Filing Dt:	02/17/2018
Publication #:	US20190259667	Pub Dt:	08/22/2019
Title:	MIDDLE OF LINE STRUCTURES

Patent #:	10566291	Issue Dt:	02/18/2020	Application #:	15898606	Filing Dt:	02/18/2018
Publication #:	US20190259708	Pub Dt:	08/22/2019
Title:	MARK STRUCTURE FOR ALIGNING LAYERS OF INTEGRATED CIRCUIT STRUCTURE AND METHODS OF FORMING SAME

Patent #:	10304833	Issue Dt:	05/28/2019	Application #:	15898812	Filing Dt:	02/19/2018
Title:	METHOD OF FORMING COMPLEMENTARY NANO-SHEET/WIRE TRANSISTOR DEVICES WITH SAME DEPTH CONTACTS

Patent #:	10283560	Issue Dt:	05/07/2019	Application #:	15899374	Filing Dt:	02/20/2018
Publication #:	US20180175107	Pub Dt:	06/21/2018
Title:	LIGHT EMITTING DIODES (LEDs) WITH INTEGRATED CMOS CIRCUITS

Patent #:	10916478	Issue Dt:	02/09/2021	Application #:	15899508	Filing Dt:	02/20/2018
Publication #:	US20190259670	Pub Dt:	08/22/2019
Title:	METHODS OF PERFORMING FIN CUT ETCH PROCESSES FOR FINFET SEMICONDUCTOR DEVICES

Patent #:	10236256	Issue Dt:	03/19/2019	Application #:	15899685	Filing Dt:	02/20/2018
Publication #:	US20180301413	Pub Dt:	10/18/2018
Title:	PRE-SPACER SELF-ALIGNED CUT FORMATION

Patent #:	10832966	Issue Dt:	11/10/2020	Application #:	15899986	Filing Dt:	02/20/2018
Publication #:	US20190259668	Pub Dt:	08/22/2019
Title:	METHODS AND STRUCTURES FOR A GATE CUT

Patent #:	10236218	Issue Dt:	03/19/2019	Application #:	15900264	Filing Dt:	02/20/2018
Title:	METHODS, APPARATUS AND SYSTEM FOR FORMING WRAP-AROUND CONTACT WITH DUAL SILICIDE

Patent #:	10395980	Issue Dt:	08/27/2019	Application #:	15901411	Filing Dt:	02/21/2018
Publication #:	US20190259649	Pub Dt:	08/22/2019
Title:	DUAL AIRGAP STRUCTURE

Patent #:	10374064	Issue Dt:	08/06/2019	Application #:	15901447	Filing Dt:	02/21/2018
Publication #:	US20180182867	Pub Dt:	06/28/2018
Title:	FIN FIELD EFFECT TRANSISTOR COMPLEMENTARY METAL OXIDE SEMICONDUCTOR WITH DUAL STRAINED CHANNELS WITH SOLID PHASE DOPING

Patent #:	10199429	Issue Dt:	02/05/2019	Application #:	15901850	Filing Dt:	02/21/2018
Publication #:	US20180197913	Pub Dt:	07/12/2018
Title:	LEDs WITH THREE COLOR RGB PIXELS FOR DISPLAYS

Patent #:	10483205	Issue Dt:	11/19/2019	Application #:	15901979	Filing Dt:	02/22/2018
Publication #:	US20180182711	Pub Dt:	06/28/2018
Title:	CONTACT USING MULTILAYER LINER

Patent #:	10090330	Issue Dt:	10/02/2018	Application #:	15901997	Filing Dt:	02/22/2018
Publication #:	US20180182778	Pub Dt:	06/28/2018
Title:	STRUCTURE AND METHOD FOR FULLY DEPLETED SILICON ON INSULATOR STRUCTURE FOR THRESHOLD VOLTAGE MODIFICATION

Patent #:	10734233	Issue Dt:	08/04/2020	Application #:	15902098	Filing Dt:	02/22/2018
Publication #:	US20190259619	Pub Dt:	08/22/2019
Title:	FINFET WITH HIGH-K SPACER AND SELF-ALIGNED CONTACT CAPPING LAYER

Patent #:	NONE	Issue Dt:		Application #:	15902544	Filing Dt:	02/22/2018
Publication #:	US20190258157	Pub Dt:	08/22/2019
Title:	PHOTOLITHOGRAPHY SYSTEM AND METHOD INCORPORATING A PHOTOMASK-PELLICLE APPARATUS WITH AN ANGLED PELLICLE

Patent #:	10580779	Issue Dt:	03/03/2020	Application #:	15903203	Filing Dt:	02/23/2018
Publication #:	US20190267387	Pub Dt:	08/29/2019
Title:	VERTICAL TRANSISTOR STATIC RANDOM ACCESS MEMORY CELL

Patent #:	10566328	Issue Dt:	02/18/2020	Application #:	15904555	Filing Dt:	02/26/2018
Publication #:	US20190267371	Pub Dt:	08/29/2019
Title:	INTEGRATED CIRCUIT PRODUCTS WITH GATE STRUCTURES POSITIONED ABOVE ELEVATED ISOLATION STRUCTURES

Patent #:	10504851	Issue Dt:	12/10/2019	Application #:	15904853	Filing Dt:	02/26/2018
Publication #:	US20190267329	Pub Dt:	08/29/2019
Title:	STRUCTURE AND METHOD TO IMPROVE OVERLAY PERFORMANCE IN SEMICONDUCTOR DEVICES

Patent #:	NONE	Issue Dt:		Application #:	15904895	Filing Dt:	02/26/2018
Publication #:	US20190266310	Pub Dt:	08/29/2019
Title:	RULE CHECK STRUCTURES

Patent #:	10446665	Issue Dt:	10/15/2019	Application #:	15904982	Filing Dt:	02/26/2018
Publication #:	US20180190787	Pub Dt:	07/05/2018
Title:	METHOD AND STRUCTURE FOR PROTECTING GATES DURING EPITAXIAL GROWTH

Patent #:	10156676	Issue Dt:	12/18/2018	Application #:	15905134	Filing Dt:	02/26/2018
Title:	WAVEGUIDES WITH MULTIPLE AIRGAPS ARRANGED IN AND OVER A SILICON-ON-INSULATOR SUBSTRATE

Patent #:	10393960	Issue Dt:	08/27/2019	Application #:	15905165	Filing Dt:	02/26/2018
Publication #:	US20190265406	Pub Dt:	08/29/2019
Title:	WAVEGUIDES WITH MULTIPLE-LEVEL AIRGAPS

Patent #:	10068806	Issue Dt:	09/04/2018	Application #:	15905621	Filing Dt:	02/26/2018
Publication #:	US20180182674	Pub Dt:	06/28/2018
Title:	METHOD, APPARATUS, AND SYSTEM FOR USING A COVER MASK FOR ENABLING METAL LINE JUMPING OVER MOL FEATURES IN A STANDARD CELL

Patent #:	10199463	Issue Dt:	02/05/2019	Application #:	15906355	Filing Dt:	02/27/2018
Publication #:	US20180190770	Pub Dt:	07/05/2018
Title:	Nanowire-Based Vertical Memory Cell Array having a Metal Layer Interposed between a Common Back Plate and the Nanowires

Patent #:	10466126	Issue Dt:	11/05/2019	Application #:	15906368	Filing Dt:	02/27/2018
Publication #:	US20190265117	Pub Dt:	08/29/2019
Title:	MEMS CAPACITIVE PRESSURE SENSORS IN FULLY DEPLETED SEMICONDUCTOR ON INSULATOR (FDSOI)

Patent #:	10819110	Issue Dt:	10/27/2020	Application #:	15906475	Filing Dt:	02/27/2018
Publication #:	US20190267801	Pub Dt:	08/29/2019
Title:	ELECTROSTATIC DISCHARGE PROTECTION DEVICE

Patent #:	10636776	Issue Dt:	04/28/2020	Application #:	15907413	Filing Dt:	02/28/2018
Publication #:	US20190267361	Pub Dt:	08/29/2019
Title:	METHODS OF MANUFACTURING RF FILTERS

Patent #:	10291183	Issue Dt:	05/14/2019	Application #:	15908678	Filing Dt:	02/28/2018
Title:	METHOD AND APPARATUS FOR USING BACK GATE BIASING FOR POWER AMPLIFIERS FOR MILLIMETER WAVE DEVICES

Patent #:	10642160	Issue Dt:	05/05/2020	Application #:	15909071	Filing Dt:	03/01/2018
Publication #:	US20190271918	Pub Dt:	09/05/2019
Title:	SELF-ALIGNED QUADRUPLE PATTERNING PITCH WALKING SOLUTION

Patent #:	NONE	Issue Dt:		Application #:	15910603	Filing Dt:	03/02/2018
Publication #:	US20190273028	Pub Dt:	09/05/2019
Title:	DEVICE STRUCTURES FORMED WITH A SILICON-ON-INSULATOR SUBSTRATE THAT INCLUDES A TRAP-RICH LAYER

Patent #:	10680085	Issue Dt:	06/09/2020	Application #:	15911415	Filing Dt:	03/05/2018
Publication #:	US20180190797	Pub Dt:	07/05/2018
Title:	TRANSISTOR STRUCTURE WITH VARIED GATE CROSS-SECTIONAL AREA

Patent #:	10388728	Issue Dt:	08/20/2019	Application #:	15911831	Filing Dt:	03/05/2018
Publication #:	US20190273132	Pub Dt:	09/05/2019
Title:	STRUCTURES WITH AN AIRGAP AND METHODS OF FORMING SUCH STRUCTURES

Patent #:	10361281	Issue Dt:	07/23/2019	Application #:	15911892	Filing Dt:	03/05/2018
Publication #:	US20180197972	Pub Dt:	07/12/2018
Title:	METHOD TO IMPROVE RELIABILITY OF REPLACEMENT GATE DEVICE

Patent #:	10186524	Issue Dt:	01/22/2019	Application #:	15912141	Filing Dt:	03/05/2018
Publication #:	US20180197882	Pub Dt:	07/12/2018
Title:	FULLY DEPLETED SILICON-ON-INSULATOR (FDSOI) TRANSISTOR DEVICE AND SELF-ALIGNED ACTIVE AREA IN FDSOI BULK EXPOSED REGIONS

Patent #:	10580615	Issue Dt:	03/03/2020	Application #:	15912641	Filing Dt:	03/06/2018
Publication #:	US20190279840	Pub Dt:	09/12/2019
Title:	SYSTEM AND METHOD FOR PERFORMING FAILURE ANALYSIS USING VIRTUAL THREE-DIMENSIONAL IMAGING

Patent #:	10347528	Issue Dt:	07/09/2019	Application #:	15912975	Filing Dt:	03/06/2018
Title:	INTERCONNECT FORMATION PROCESS USING WIRE TRENCH ETCH PRIOR TO VIA ETCH, AND RELATED INTERCONNECT

Patent #:	10529858	Issue Dt:	01/07/2020	Application #:	15913194	Filing Dt:	03/06/2018
Publication #:	US20180197980	Pub Dt:	07/12/2018
Title:	FINFET WITH MERGE-FREE FINS

Patent #:	10886419	Issue Dt:	01/05/2021	Application #:	15913344	Filing Dt:	03/06/2018
Publication #:	US20180198000	Pub Dt:	07/12/2018
Title:	SEMICONDUCTOR STRUCTURE INCLUDING A VARACTOR AND METHOD FOR THE FORMATION THEREOF

Patent #:	11069691	Issue Dt:	07/20/2021	Application #:	15913474	Filing Dt:	03/06/2018
Publication #:	US20190279991	Pub Dt:	09/12/2019
Title:	MEMORY CELL ARRAY WITH LARGE GATE WIDTHS

Patent #:	10593599	Issue Dt:	03/17/2020	Application #:	15914547	Filing Dt:	03/07/2018
Publication #:	US20190279910	Pub Dt:	09/12/2019
Title:	CONTACT STRUCTURES

Patent #:	10636894	Issue Dt:	04/28/2020	Application #:	15916323	Filing Dt:	03/09/2018
Publication #:	US20190280105	Pub Dt:	09/12/2019
Title:	FIN-TYPE TRANSISTORS WITH SPACERS ON THE GATES

Patent #:	10629428	Issue Dt:	04/21/2020	Application #:	15916594	Filing Dt:	03/09/2018
Publication #:	US20190279860	Pub Dt:	09/12/2019
Title:	METAL INSULATOR METAL CAPACITOR DEVICES

Patent #:	NONE	Issue Dt:		Application #:	15917027	Filing Dt:	03/09/2018
Publication #:	US20190279990	Pub Dt:	09/12/2019
Title:	BITCELL LAYOUT FOR A TWO-PORT SRAM CELL EMPLOYING VERTICAL-TRANSPORT FIELD-EFFECT TRANSISTORS

Patent #:	10236213	Issue Dt:	03/19/2019	Application #:	15917940	Filing Dt:	03/12/2018
Title:	GATE CUT STRUCTURE WITH LINER SPACER AND RELATED METHOD

Patent #:	10644156	Issue Dt:	05/05/2020	Application #:	15919079	Filing Dt:	03/12/2018
Publication #:	US20190280114	Pub Dt:	09/12/2019
Title:	METHODS, APPARATUS, AND SYSTEM FOR REDUCING GATE CUT GOUGING AND/OR GATE HEIGHT LOSS IN SEMICONDUCTOR DEVICES

Patent #:	10340142	Issue Dt:	07/02/2019	Application #:	15919119	Filing Dt:	03/12/2018
Title:	METHODS, APPARATUS AND SYSTEM FOR SELF-ALIGNED METAL HARD MASKS

Patent #:	10312150	Issue Dt:	06/04/2019	Application #:	15919594	Filing Dt:	03/13/2018
Title:	PROTECTED TRENCH ISOLATION FOR FIN-TYPE FIELD-EFFECT TRANSISTORS

Patent #:	10535551	Issue Dt:	01/14/2020	Application #:	15919744	Filing Dt:	03/13/2018
Publication #:	US20180204761	Pub Dt:	07/19/2018
Title:	LATERAL PiN DIODES AND SCHOTTKY DIODES

Patent #:	10325819	Issue Dt:	06/18/2019	Application #:	15920303	Filing Dt:	03/13/2018
Title:	METHODS, APPARATUS AND SYSTEM FOR PROVIDING A PRE-RMG REPLACEMENT METAL CONTACT FOR A FINFET DEVICE

Patent #:	10598860	Issue Dt:	03/24/2020	Application #:	15920537	Filing Dt:	03/14/2018
Publication #:	US20190285804	Pub Dt:	09/19/2019
Title:	PHOTONIC DIE FAN OUT PACKAGE WITH EDGE FIBER COUPLING INTERFACE AND RELATED METHODS

Patent #:	10163526	Issue Dt:	12/25/2018	Application #:	15920677	Filing Dt:	03/14/2018
Publication #:	US20180233216	Pub Dt:	08/16/2018
Title:	CIRCUIT AND METHOD FOR DETECTING TIME DEPENDENT DIELECTRIC BREAKDOWN (TDDB) SHORTS AND SIGNAL-MARGIN TESTING

Patent #:	10418484	Issue Dt:	09/17/2019	Application #:	15920748	Filing Dt:	03/14/2018
Publication #:	US20190287863	Pub Dt:	09/19/2019
Title:	VERTICAL FIELD EFFECT TRANSISTORS INCORPORATING U-SHAPED SEMICONDUCTOR BODIES AND METHODS

Patent #:	10734525	Issue Dt:	08/04/2020	Application #:	15920886	Filing Dt:	03/14/2018
Publication #:	US20190288117	Pub Dt:	09/19/2019
Title:	GATE-ALL-AROUND TRANSISTOR WITH SPACER SUPPORT AND METHODS OF FORMING SAME

Patent #:	NONE	Issue Dt:		Application #:	15921715	Filing Dt:	03/15/2018
Publication #:	US20180204926	Pub Dt:	07/19/2018
Title:	METHODS FOR FORMING MOSFETS USING SELECTIVE UNDERCUT AT GATE CONDUCTOR AND GATE INSULATOR CORNER

Patent #:	10714411	Issue Dt:	07/14/2020	Application #:	15921852	Filing Dt:	03/15/2018
Publication #:	US20190287879	Pub Dt:	09/19/2019
Title:	INTERCONNECTED INTEGRATED CIRCUIT (IC) CHIP STRUCTURE AND PACKAGING AND METHOD OF FORMING SAME

Patent #:	10276453	Issue Dt:	04/30/2019	Application #:	15922321	Filing Dt:	03/15/2018
Title:	CIRCUITS CONSTRUCTED FROM STACKED FIELD-EFFECT TRANSISTORS

Patent #:	10523206	Issue Dt:	12/31/2019	Application #:	15922516	Filing Dt:	03/15/2018
Publication #:	US20190288690	Pub Dt:	09/19/2019
Title:	CMOS INVERTERS WITH ASYMMETRIC CONTACT DISTANCES AND METHODS OF MAKING SUCH INVERTERS

Patent #:	NONE	Issue Dt:		Application #:	15923781	Filing Dt:	03/16/2018
Publication #:	US20190287821	Pub Dt:	09/19/2019
Title:	APPARATUS AND METHOD FOR INCREASED PURGE VELOCITY IN SPECIALTY GAS SYSTEMS

Patent #:	11056382	Issue Dt:	07/06/2021	Application #:	15924444	Filing Dt:	03/19/2018
Publication #:	US20190287847	Pub Dt:	09/19/2019
Title:	CAVITY FORMATION WITHIN AND UNDER SEMICONDUCTOR DEVICES

Patent #:	10388770	Issue Dt:	08/20/2019	Application #:	15924447	Filing Dt:	03/19/2018
Title:	GATE AND SOURCE/DRAIN CONTACT STRUCTURES POSITIONED ABOVE AN ACTIVE REGION OF A TRANSISTOR DEVICE

Patent #:	10814457	Issue Dt:	10/27/2020	Application #:	15924792	Filing Dt:	03/19/2018
Publication #:	US20190283215	Pub Dt:	09/19/2019
Title:	GIMBAL FOR CMP TOOL CONDITIONING DISK HAVING FLEXIBLE METAL DIAPHRAGM

Patent #:	10388731	Issue Dt:	08/20/2019	Application #:	15925051	Filing Dt:	03/19/2018
Publication #:	US20180212024	Pub Dt:	07/26/2018
Title:	STACKED NANOWIRE DEVICE WIDTH ADJUSTMENT BY GAS CLUSTER ION BEAM (GCIB)

Patent #:	10593555	Issue Dt:	03/17/2020	Application #:	15925928	Filing Dt:	03/20/2018
Publication #:	US20190295852	Pub Dt:	09/26/2019
Title:	COMPOSITE SACRIFICIAL GATE WITH ETCH SELECTIVE LAYER

Patent #:	10373875	Issue Dt:	08/06/2019	Application #:	15928783	Filing Dt:	03/22/2018
Title:	CONTACTS FORMED WITH SELF-ALIGNED CUTS

Patent #:	10432179	Issue Dt:	10/01/2019	Application #:	15928910	Filing Dt:	03/22/2018
Publication #:	US20190296720	Pub Dt:	09/26/2019
Title:	METHODS, APPARATUS, AND SYSTEM FOR FREQUENCY DOUBLER USING A PASSIVE MIXER FOR MILLIMETER WAVE DEVICES

Patent #:	11538856	Issue Dt:	12/27/2022	Application #:	15930577	Filing Dt:	05/13/2020
Publication #:	US20210359000	Pub Dt:	11/18/2021
Title:	MRAM DEVICE AND METHODS OF MAKING SUCH AN MRAM DEVICE

Patent #:	11531172	Issue Dt:	12/20/2022	Application #:	15930876	Filing Dt:	05/13/2020
Publication #:	US20210356684	Pub Dt:	11/18/2021
Title:	WAFER-LEVEL TESTING OF LASERS ATTACHED TO PHOTONICS CHIPS

Patent #:	11009525	Issue Dt:	05/18/2021	Application #:	15931792	Filing Dt:	05/14/2020
Title:	SYSTEM AND METHOD FOR MEASURING ELECTRICAL PROPERTIES OF MATERIALS

Patent #:	10361289	Issue Dt:	07/23/2019	Application #:	15933032	Filing Dt:	03/22/2018
Title:	GATE OXIDE FORMATION THROUGH HYBRID METHODS OF THERMAL AND DEPOSITION PROCESSES AND METHOD FOR PRODUCING THE SAME

Patent #:	10879112	Issue Dt:	12/29/2020	Application #:	15933449	Filing Dt:	03/23/2018
Publication #:	US20180211871	Pub Dt:	07/26/2018
Title:	SELF-ALIGNED VIA FORMING TO CONDUCTIVE LINE AND RELATED WIRING STRUCTURE

Patent #:	10469039	Issue Dt:	11/05/2019	Application #:	15933542	Filing Dt:	03/23/2018
Publication #:	US20190296700	Pub Dt:	09/26/2019
Title:	INJECTION LOCK POWER AMPLIFIER WITH BACK-GATE BIAS

Patent #:	10224916	Issue Dt:	03/05/2019	Application #:	15933579	Filing Dt:	03/23/2018
Title:	COMPARATOR HAVING DUPLICATE ALTERNATELY USED TRANSISTORS

Patent #:	10373873	Issue Dt:	08/06/2019	Application #:	15933708	Filing Dt:	03/23/2018
Title:	GATE CUT IN REPLACEMENT METAL GATE PROCESS

Patent #:	10192779	Issue Dt:	01/29/2019	Application #:	15935606	Filing Dt:	03/26/2018
Title:	BULK SUBSTRATES WITH A SELF-ALIGNED BURIED POLYCRYSTALLINE LAYER

Patent #:	10217869	Issue Dt:	02/26/2019	Application #:	15936149	Filing Dt:	03/26/2018
Publication #:	US20180219096	Pub Dt:	08/02/2018
Title:	SEMICONDUCTOR STRUCTURE INCLUDING LOW-K SPACER MATERIAL

Patent #:	10431500	Issue Dt:	10/01/2019	Application #:	15936734	Filing Dt:	03/27/2018
Publication #:	US20190304843	Pub Dt:	10/03/2019
Title:	MULTI-STEP INSULATOR FORMATION IN TRENCHES TO AVOID SEAMS IN INSULATORS

Patent #:	10340362	Issue Dt:	07/02/2019	Application #:	15938412	Filing Dt:	03/28/2018
Publication #:	US20180219079	Pub Dt:	08/02/2018
Title:	SPACERS FOR TIGHT GATE PITCHES IN FIELD EFFECT TRANSISTORS

Patent #:	10388747	Issue Dt:	08/20/2019	Application #:	15938510	Filing Dt:	03/28/2018
Title:	GATE CONTACT STRUCTURE POSITIONED ABOVE AN ACTIVE REGION WITH AIR GAPS POSITIONED ADJACENT THE GATE STRUCTURE

Patent #:	NONE	Issue Dt:		Application #:	15943272	Filing Dt:	04/02/2018
Publication #:	US20190305105	Pub Dt:	10/03/2019
Title:	GATE SKIRT OXIDATION FOR IMPROVED FINFET PERFORMANCE AND METHOD FOR PRODUCING THE SAME

Patent #:	10468084	Issue Dt:	11/05/2019	Application #:	15944032	Filing Dt:	04/03/2018
Publication #:	US20190304528	Pub Dt:	10/03/2019
Title:	LOGIC-IN-MEMORY COMPUTATIONS FOR NON-VOLATILE RESISTIVE RANDOM ACCESS MEMORY (RAM) ARRAY

Patent #:	10333497	Issue Dt:	06/25/2019	Application #:	15944813	Filing Dt:	04/04/2018
Title:	CALIBRATION DEVICES FOR I/O DRIVER CIRCUITS HAVING SWITCHES BIASED DIFFERENTLY FOR DIFFERENT TEMPERATURES

Patent #:	10522555	Issue Dt:	12/31/2019	Application #:	15944885	Filing Dt:	04/04/2018
Publication #:	US20190312041	Pub Dt:	10/10/2019
Title:	SEMICONDUCTOR DEVICES INCLUDING SI/GE ACTIVE REGIONS WITH DIFFERENT GE CONCENTRATIONS

Patent #:	10396084	Issue Dt:	08/27/2019	Application #:	15944910	Filing Dt:	04/04/2018
Title:	SEMICONDUCTOR DEVICES INCLUDING SELF-ALIGNED ACTIVE REGIONS FOR PLANAR TRANSISTOR ARCHITECTURE

Patent #:	10746907	Issue Dt:	08/18/2020	Application #:	15945347	Filing Dt:	04/04/2018
Publication #:	US20190310399	Pub Dt:	10/10/2019
Title:	GRATING COUPLERS WITH CLADDING LAYER(S)

Patent #:	10644136	Issue Dt:	05/05/2020	Application #:	15945578	Filing Dt:	04/04/2018
Publication #:	US20180233585	Pub Dt:	08/16/2018
Title:	MERGED GATE AND SOURCE/DRAIN CONTACTS IN A SEMICONDUCTOR DEVICE

Patent #:	NONE	Issue Dt:		Application #:	15946281	Filing Dt:	04/05/2018
Publication #:	US20190312109	Pub Dt:	10/10/2019
Title:	FIELD-EFFECT TRANSISTORS WITH A COMPOSITE CHANNEL

Patent #:	10580893	Issue Dt:	03/03/2020	Application #:	15947364	Filing Dt:	04/06/2018
Publication #:	US20190312142	Pub Dt:	10/10/2019
Title:	SEALED CAVITY STRUCTURES WITH NON-PLANAR SURFACE FEATURES TO INDUCE STRESS

Patent #:	NONE	Issue Dt:		Application #:	15947479	Filing Dt:	04/06/2018
Publication #:	US20180233415	Pub Dt:	08/16/2018
Title:	FINFET DEVICE AND METHOD OF MANUFACTURING

Patent #:	NONE	Issue Dt:		Application #:	15948016	Filing Dt:	04/09/2018
Publication #:	US20190312038	Pub Dt:	10/10/2019
Title:	SEMICONDUCTOR DEVICE INCLUDING FDSOI TRANSISTORS WITH COMPACT GROUND CONNECTION VIA BACK GATE

Patent #:	10217852	Issue Dt:	02/26/2019	Application #:	15948486	Filing Dt:	04/09/2018
Title:	HETEROJUNCTION BIPOLAR TRANSISTORS WITH A CONTROLLED UNDERCUT FORMED BENEATH THE EXTRINSIC BASE

Patent #:	10770454	Issue Dt:	09/08/2020	Application #:	15948609	Filing Dt:	04/09/2018
Publication #:	US20190312028	Pub Dt:	10/10/2019
Title:	ON-CHIP METAL-INSULATOR-METAL (MIM) CAPACITOR AND METHODS AND SYSTEMS FOR FORMING SAME

Patent #:	10770454	Issue Dt:	09/08/2020	Application #:	15948609	Filing Dt:	04/09/2018
Publication #:	US20190312028	Pub Dt:	10/10/2019
Title:	ON-CHIP METAL-INSULATOR-METAL (MIM) CAPACITOR AND METHODS AND SYSTEMS FOR FORMING SAME

100

Patent #:	10700173	Issue Dt:	06/30/2020	Application #:	15949730	Filing Dt:	04/10/2018
Publication #:	US20190312117	Pub Dt:	10/10/2019
Title:	FINFET DEVICE WITH A WRAP-AROUND SILICIDE SOURCE/DRAIN CONTACT STRUCTURE

Assignor

WILMINGTON TRUST, NATIONAL ASSOCIATION

Exec Dt:

11/17/2020

Assignee

GLOBALFOUNDRIES U.S. INC.

440 STONE BREAK ROAD EXTENSION

MALTA, NEW YORK 12020

Correspondence name and address
	BENJAMIN PETERSEN
	1460 EL CAMINO REAL, 2ND FLOOR
	SHEARMAN & STERLING LLP
	MENLO PARK, CA 94025

Search Results as of: 05/09/2024 03:14 PM

If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6

Web interface last modified: August 25, 2017 v.2.6