skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:056987/0001   Pages: 1045
Recorded: 05/12/2021
Attorney Dkt #:37188/13
Conveyance: RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS).
1
Patent #:
Issue Dt:
02/08/2022
Application #:
16373620
Filing Dt:
04/02/2019
Publication #:
Pub Dt:
10/08/2020
Title:
ASYMMETRIC FET FOR FDSOI DEVICES
2
Patent #:
Issue Dt:
09/21/2021
Application #:
16374969
Filing Dt:
04/04/2019
Publication #:
Pub Dt:
07/25/2019
Title:
SEMICONDUCTOR STRUCTURE WITH SUBSTANTIALLY STRAIGHT CONTACT PROFILE
3
Patent #:
Issue Dt:
04/27/2021
Application #:
16376234
Filing Dt:
04/05/2019
Publication #:
Pub Dt:
10/08/2020
Title:
ADDITIONAL SPACER FOR SELF-ALIGNED CONTACT FOR ONLY HIGH VOLTAGE FINFETS
4
Patent #:
Issue Dt:
06/30/2020
Application #:
16379066
Filing Dt:
04/09/2019
Publication #:
Pub Dt:
08/01/2019
Title:
MECHANICALLY STABLE COBALT CONTACTS
5
Patent #:
Issue Dt:
07/06/2021
Application #:
16382184
Filing Dt:
04/11/2019
Publication #:
Pub Dt:
10/15/2020
Title:
EPITAXIAL STRUCTURES OF SEMICONDUCTOR DEVICES THAT ARE INDEPENDENT OF LOCAL PATTERN DENSITY
6
Patent #:
Issue Dt:
01/19/2021
Application #:
16382718
Filing Dt:
04/12/2019
Publication #:
Pub Dt:
10/15/2020
Title:
DIODE STRUCTURES
7
Patent #:
Issue Dt:
09/22/2020
Application #:
16385197
Filing Dt:
04/16/2019
Title:
SINGLE DIFFUSION BREAKS FORMED WITH LINER PROTECTION FOR SOURCE AND DRAIN REGIONS
8
Patent #:
Issue Dt:
11/10/2020
Application #:
16385436
Filing Dt:
04/16/2019
Publication #:
Pub Dt:
10/22/2020
Title:
SPACER STRUCTURES ON TRANSISTOR DEVICES
9
Patent #:
Issue Dt:
11/10/2020
Application #:
16386363
Filing Dt:
04/17/2019
Publication #:
Pub Dt:
10/22/2020
Title:
FIELD-EFFECT TRANSISTORS WITH SELF-ALIGNED AND NON-SELF-ALIGNED CONTACT OPENINGS
10
Patent #:
Issue Dt:
11/03/2020
Application #:
16386545
Filing Dt:
04/17/2019
Publication #:
Pub Dt:
10/22/2020
Title:
SHAPED GATE CAPS IN DIELECTRIC-LINED OPENINGS
11
Patent #:
Issue Dt:
11/09/2021
Application #:
16386902
Filing Dt:
04/17/2019
Publication #:
Pub Dt:
10/22/2020
Title:
MIDDLE OF LINE GATE STRUCTURES
12
Patent #:
Issue Dt:
02/09/2021
Application #:
16388500
Filing Dt:
04/18/2019
Publication #:
Pub Dt:
10/22/2020
Title:
HETEROJUNCTION BIPOLAR TRANSISTOR WITH EMITTER BASE JUNCTION OXIDE INTERFACE
13
Patent #:
Issue Dt:
06/02/2020
Application #:
16388607
Filing Dt:
04/18/2019
Title:
NEUROMORPHIC MEMORY DEVICE
14
Patent #:
Issue Dt:
09/15/2020
Application #:
16389331
Filing Dt:
04/19/2019
Title:
BITCELLS FOR A NON-VOLATILE MEMORY DEVICE
15
Patent #:
Issue Dt:
12/03/2019
Application #:
16390232
Filing Dt:
04/22/2019
Publication #:
Pub Dt:
08/15/2019
Title:
VERTICAL FIELD EFFECT TRANSISTOR WITH SELF-ALIGNED CONTACTS
16
Patent #:
Issue Dt:
11/10/2020
Application #:
16390473
Filing Dt:
04/22/2019
Publication #:
Pub Dt:
10/22/2020
Title:
METAL GATE FOR A FIELD EFFECT TRANSISTOR AND METHOD
17
Patent #:
Issue Dt:
09/08/2020
Application #:
16393973
Filing Dt:
04/25/2019
Title:
LINE END STRUCTURES FOR SEMICONDUCTOR DEVICES
18
Patent #:
Issue Dt:
10/08/2019
Application #:
16394421
Filing Dt:
04/25/2019
Publication #:
Pub Dt:
08/15/2019
Title:
CASCODE HETEROJUNCTION BIPOLAR TRANSISTORS
19
Patent #:
Issue Dt:
01/19/2021
Application #:
16396775
Filing Dt:
04/29/2019
Publication #:
Pub Dt:
10/29/2020
Title:
MASK-FREE METHODS OF FORMING STRUCTURES IN A SEMICONDUCTOR DEVICE
20
Patent #:
Issue Dt:
02/16/2021
Application #:
16396916
Filing Dt:
04/29/2019
Publication #:
Pub Dt:
10/29/2020
Title:
IC PRODUCT WITH A NOVEL BIT CELL DESIGN AND A MEMORY ARRAY COMPRISING SUCH BIT CELLS
21
Patent #:
Issue Dt:
07/21/2020
Application #:
16398312
Filing Dt:
04/30/2019
Title:
PROCESS DESIGN KIT (PDK) WITH DESIGN SCAN SCRIPT
22
Patent #:
Issue Dt:
06/15/2021
Application #:
16400481
Filing Dt:
05/01/2019
Publication #:
Pub Dt:
11/05/2020
Title:
MULTIPLE PATTERNING WITH SELF-ALIGNMENT PROVIDED BY SPACERS
23
Patent #:
NONE
Issue Dt:
Application #:
16403745
Filing Dt:
05/06/2019
Publication #:
Pub Dt:
09/26/2019
Title:
CONTACTS FORMED WITH SELF-ALIGNED CUTS
24
Patent #:
Issue Dt:
11/10/2020
Application #:
16404161
Filing Dt:
05/06/2019
Publication #:
Pub Dt:
11/12/2020
Title:
HETEROJUNCTION BIPOLAR TRANSISTORS HAVING BASES WITH DIFFERENT ELEVATIONS
25
Patent #:
Issue Dt:
09/20/2022
Application #:
16404881
Filing Dt:
05/07/2019
Publication #:
Pub Dt:
11/12/2020
Title:
EDGE CELL SIGNAL LINE ANTENNA DIODES
26
Patent #:
Issue Dt:
06/07/2022
Application #:
16405325
Filing Dt:
05/07/2019
Publication #:
Pub Dt:
08/29/2019
Title:
CHIP PACKAGE WITH EMITTER FINGER CELLS SPACED BY DIFFERENT SPACINGS FROM A HEAT SINK TO PROVIDE REDUCED TEMPERATURE VARIATION
27
Patent #:
Issue Dt:
10/27/2020
Application #:
16405368
Filing Dt:
05/07/2019
Publication #:
Pub Dt:
11/12/2020
Title:
FIELD-EFFECT TRANSISTORS WITH LATERALLY-SERPENTINE GATES
28
Patent #:
Issue Dt:
08/03/2021
Application #:
16405469
Filing Dt:
05/07/2019
Publication #:
Pub Dt:
11/12/2020
Title:
FIELD-EFFECT TRANSISTORS WITH VERTICALLY-SERPENTINE GATES
29
Patent #:
NONE
Issue Dt:
Application #:
16406071
Filing Dt:
05/08/2019
Publication #:
Pub Dt:
11/12/2020
Title:
GATE-ALL-AROUND FIELD EFFECT TRANSISTORS HAVING END PORTIONS OF NANOSHEET CHANNEL LAYERS ADJACENT TO SOURCE/DRAIN REGIONS BEING WIDER THAN THE CENTER PORTIONS
30
Patent #:
Issue Dt:
10/27/2020
Application #:
16407744
Filing Dt:
05/09/2019
Publication #:
Pub Dt:
11/12/2020
Title:
SHAPED GATE CAPS IN SPACER-LINED OPENINGS
31
Patent #:
Issue Dt:
08/31/2021
Application #:
16408536
Filing Dt:
05/10/2019
Publication #:
Pub Dt:
11/12/2020
Title:
CAPACITOR STRUCTURE FOR INTEGRATED CIRCUIT, AND RELATED METHODS
32
Patent #:
Issue Dt:
05/19/2020
Application #:
16411237
Filing Dt:
05/14/2019
Publication #:
Pub Dt:
10/31/2019
Title:
STRUCTURE AND METHOD FOR FLEXIBLE POWER STAPLE INSERTION
33
Patent #:
Issue Dt:
08/11/2020
Application #:
16411775
Filing Dt:
05/14/2019
Publication #:
Pub Dt:
08/29/2019
Title:
MERGE MANDREL FEATURES
34
Patent #:
Issue Dt:
06/22/2021
Application #:
16413168
Filing Dt:
05/15/2019
Publication #:
Pub Dt:
11/19/2020
Title:
VERTICAL FIELD EFFECT TRANSISTOR
35
Patent #:
Issue Dt:
10/27/2020
Application #:
16413613
Filing Dt:
05/16/2019
Publication #:
Pub Dt:
11/19/2020
Title:
STACKED SEMICONDUCTOR DEVICES HAVING DISSIMILAR-SIZED DIES
36
Patent #:
Issue Dt:
05/19/2020
Application #:
16414203
Filing Dt:
05/16/2019
Publication #:
Pub Dt:
09/12/2019
Title:
METHODS OF FORMING STACKED SOI SEMICONDUCTOR DEVICES WITH BACK BIAS MECHANISM
37
Patent #:
NONE
Issue Dt:
Application #:
16415519
Filing Dt:
05/17/2019
Publication #:
Pub Dt:
09/05/2019
Title:
FIELD-EFFECT TRANSISTORS WITH FINS FORMED BY A DAMASCENE-LIKE PROCESS
38
Patent #:
Issue Dt:
06/08/2021
Application #:
16416477
Filing Dt:
05/20/2019
Publication #:
Pub Dt:
10/10/2019
Title:
SEMICONDUCTOR DEVICES HAVING SILICON/GERMANIUM ACTIVE REGIONS WITH DIFFERENT GERMANIUM CONCENTRATIONS
39
Patent #:
Issue Dt:
10/06/2020
Application #:
16421730
Filing Dt:
05/24/2019
Title:
ACTIVITY-AWARE SUPPLY VOLTAGE AND BIAS VOLTAGE COMPENSATION
40
Patent #:
NONE
Issue Dt:
Application #:
16423035
Filing Dt:
05/26/2019
Publication #:
Pub Dt:
11/26/2020
Title:
CONTACT STRUCTURES OVER AN ACTIVE REGION OF A SEMICONDUCTOR DEVICE
41
Patent #:
Issue Dt:
03/24/2020
Application #:
16424605
Filing Dt:
05/29/2019
Publication #:
Pub Dt:
09/12/2019
Title:
WRITE ASSIST
42
Patent #:
Issue Dt:
07/06/2021
Application #:
16425360
Filing Dt:
05/29/2019
Publication #:
Pub Dt:
12/03/2020
Title:
NON-VOLATILE MEMORY ELEMENT ARRAYS IN A WHEATSTONE BRIDGE ARRANGEMENT
43
Patent #:
Issue Dt:
10/06/2020
Application #:
16425387
Filing Dt:
05/29/2019
Publication #:
Pub Dt:
05/14/2020
Title:
TEST STRUCTURES CONNECTED WITH THE LOWEST METALLIZATION LEVELS IN AN INTERCONNECT STRUCTURE
44
Patent #:
Issue Dt:
10/06/2020
Application #:
16426551
Filing Dt:
05/30/2019
Title:
HETEROGENEOUS DIRECTIONAL COUPLERS FOR PHOTONICS CHIPS
45
Patent #:
Issue Dt:
03/08/2022
Application #:
16427500
Filing Dt:
05/31/2019
Publication #:
Pub Dt:
12/03/2020
Title:
VACUUM SYSTEM FOR REMOVING CAUSTIC PARTICULATE MATTER FROM VARIOUS ENVIRONMENTS
46
Patent #:
Issue Dt:
11/19/2019
Application #:
16428842
Filing Dt:
05/31/2019
Publication #:
Pub Dt:
09/19/2019
Title:
POWER AMPLIFIER FOR MILLIMETER WAVE DEVICES
47
Patent #:
Issue Dt:
01/07/2020
Application #:
16428975
Filing Dt:
06/01/2019
Title:
METHOD AND SYSTEM FOR GENERATING A SAW-TOOTH SIGNAL WITH FAST FLY BACK INTERVAL
48
Patent #:
Issue Dt:
11/10/2020
Application #:
16429536
Filing Dt:
06/03/2019
Publication #:
Pub Dt:
12/03/2020
Title:
CURVILINEAR MASK MODELS
49
Patent #:
Issue Dt:
08/04/2020
Application #:
16429547
Filing Dt:
06/03/2019
Title:
MEASUREMENT CIRCUITS FOR LOGIC PATHS
50
Patent #:
Issue Dt:
03/16/2021
Application #:
16429702
Filing Dt:
06/03/2019
Publication #:
Pub Dt:
12/03/2020
Title:
ABSOLUTE PHASE MEASUREMENT TESTING DEVICE AND TECHNIQUE
51
Patent #:
Issue Dt:
09/28/2021
Application #:
16430843
Filing Dt:
06/04/2019
Publication #:
Pub Dt:
12/10/2020
Title:
METHOD FOR FORMING LATERAL HETEROJUNCTION BIPOLAR DEVICES AND THE RESULTING DEVICES
52
Patent #:
Issue Dt:
05/11/2021
Application #:
16432899
Filing Dt:
06/05/2019
Publication #:
Pub Dt:
12/10/2020
Title:
SEMICONDUCTOR DEVICES WITH WIDE GATE-TO-GATE SPACING
53
Patent #:
Issue Dt:
08/25/2020
Application #:
16433626
Filing Dt:
06/06/2019
Publication #:
Pub Dt:
10/24/2019
Title:
FINFET WITH MULTILAYER FINS FOR MULTI-VALUE LOGIC (MVL) APPLICATIONS
54
Patent #:
Issue Dt:
08/17/2021
Application #:
16434136
Filing Dt:
06/06/2019
Publication #:
Pub Dt:
12/10/2020
Title:
SEMICONDUCTOR DEVICES WITH UNIFORM GATE HEIGHT AND METHOD OF FORMING SAME
55
Patent #:
Issue Dt:
11/02/2021
Application #:
16435563
Filing Dt:
06/10/2019
Publication #:
Pub Dt:
12/10/2020
Title:
GATE CAPPING LAYERS OF SEMICONDUCTOR DEVICES
56
Patent #:
Issue Dt:
09/07/2021
Application #:
16436117
Filing Dt:
06/10/2019
Publication #:
Pub Dt:
10/10/2019
Title:
FULLY ALIGNED VIA IN GROUND RULE REGION
57
Patent #:
Issue Dt:
06/08/2021
Application #:
16436925
Filing Dt:
06/11/2019
Publication #:
Pub Dt:
12/17/2020
Title:
SEMICONDUCTOR STRUCTURES OVER ACTIVE REGION AND METHODS OF FORMING THE STRUCTURES
58
Patent #:
Issue Dt:
05/18/2021
Application #:
16437440
Filing Dt:
06/11/2019
Publication #:
Pub Dt:
09/26/2019
Title:
SEMICONDUCTOR DEVICE WITH RECESSED SOURCE/DRAIN CONTACTS AND A GATE CONTACT POSITIONED ABOVE THE ACTIVE REGION
59
Patent #:
Issue Dt:
10/13/2020
Application #:
16438863
Filing Dt:
06/12/2019
Publication #:
Pub Dt:
09/26/2019
Title:
INTEGRATED GRAPHENE DETECTORS WITH WAVEGUIDES
60
Patent #:
Issue Dt:
06/21/2022
Application #:
16439101
Filing Dt:
06/12/2019
Publication #:
Pub Dt:
12/17/2020
Title:
VERTICAL MEMORY DEVICES
61
Patent #:
Issue Dt:
07/07/2020
Application #:
16440179
Filing Dt:
06/13/2019
Title:
ADAPTIVE NOISE CANCELLATION
62
Patent #:
Issue Dt:
10/27/2020
Application #:
16441678
Filing Dt:
06/14/2019
Title:
MULTIMODE WAVEGUIDE BENDS WITH FEATURES TO REDUCE BENDING LOSS
63
Patent #:
Issue Dt:
09/07/2021
Application #:
16441726
Filing Dt:
06/14/2019
Publication #:
Pub Dt:
12/05/2019
Title:
SEMICONDUCTOR DEVICE WITH REDUCED GATE HEIGHT BUDGET
64
Patent #:
Issue Dt:
07/21/2020
Application #:
16441755
Filing Dt:
06/14/2019
Title:
WAVEGUIDE CROSSINGS WITH A NON-CONTACTING ARRANGEMENT
65
Patent #:
Issue Dt:
06/15/2021
Application #:
16441911
Filing Dt:
06/14/2019
Publication #:
Pub Dt:
09/26/2019
Title:
SEMICONDUCTOR FABRICATION DESIGN RULE LOOPHOLE CHECKING FOR DESIGN FOR MANUFACTURABILITY OPTIMIZATION
66
Patent #:
Issue Dt:
11/17/2020
Application #:
16443252
Filing Dt:
06/17/2019
Title:
STRUCTURES AND SRAM BIT CELLS WITH A BURIED CROSS-COUPLE INTERCONNECT
67
Patent #:
Issue Dt:
03/02/2021
Application #:
16446588
Filing Dt:
06/19/2019
Publication #:
Pub Dt:
12/24/2020
Title:
DIFFUSION BREAK STRUCTURES IN SEMICONDUCTOR DEVICES
68
Patent #:
Issue Dt:
10/20/2020
Application #:
16446906
Filing Dt:
06/20/2019
Publication #:
Pub Dt:
10/17/2019
Title:
HIGH-VOLTAGE TRANSISTOR DEVICE WITH THICK GATE INSULATION LAYERS
69
Patent #:
Issue Dt:
06/15/2021
Application #:
16447335
Filing Dt:
06/20/2019
Publication #:
Pub Dt:
10/03/2019
Title:
3D IC PACKAGE WITH RDL INTERPOSER AND RELATED METHOD
70
Patent #:
Issue Dt:
06/15/2021
Application #:
16448544
Filing Dt:
06/21/2019
Publication #:
Pub Dt:
10/17/2019
Title:
FIN-BASED DEVICES BASED ON THE THERMOELECTRIC EFFECT
71
Patent #:
Issue Dt:
04/20/2021
Application #:
16451797
Filing Dt:
06/25/2019
Publication #:
Pub Dt:
12/31/2020
Title:
N-WELL RESISTOR
72
Patent #:
Issue Dt:
05/11/2021
Application #:
16454016
Filing Dt:
06/26/2019
Publication #:
Pub Dt:
12/31/2020
Title:
MASK-FREE METHODS OF FORMING STRUCTURES IN A SEMICONDUCTOR DEVICE
73
Patent #:
Issue Dt:
07/27/2021
Application #:
16454238
Filing Dt:
06/27/2019
Publication #:
Pub Dt:
12/31/2020
Title:
LDMOS INTEGRATED CIRCUIT PRODUCT
74
Patent #:
Issue Dt:
04/12/2022
Application #:
16454242
Filing Dt:
06/27/2019
Publication #:
Pub Dt:
12/31/2020
Title:
PROCESS CONTROL OF SEMICONDUCTOR FABRICATION BASED ON SPECTRA QUALITY METRICS
75
Patent #:
Issue Dt:
05/17/2022
Application #:
16455071
Filing Dt:
06/27/2019
Publication #:
Pub Dt:
12/31/2020
Title:
DIODE TRIGGERED SILICON CONTROLLED RECTIFIER (SCR) WITH HYBRID DIODES
76
Patent #:
Issue Dt:
06/08/2021
Application #:
16456268
Filing Dt:
06/28/2019
Publication #:
Pub Dt:
12/31/2020
Title:
SILICIDED GATE STRUCTURES
77
Patent #:
Issue Dt:
12/31/2019
Application #:
16458056
Filing Dt:
06/29/2019
Publication #:
Pub Dt:
10/24/2019
Title:
METHODS, APPARATUS AND SYSTEM FOR STRINGER DEFECT REDUCTION IN A TRENCH CUT REGION OF A FINFET DEVICE
78
Patent #:
Issue Dt:
04/06/2021
Application #:
16458178
Filing Dt:
06/30/2019
Publication #:
Pub Dt:
12/31/2020
Title:
EPITAXIAL STRUCTURES OF A SEMICONDUCTOR DEVICE HAVING A WIDE GATE PITCH
79
Patent #:
Issue Dt:
10/20/2020
Application #:
16459678
Filing Dt:
07/02/2019
Title:
FIN-TYPE FIELD EFFECT TRANSISTOR WITH REDUCED FIN BULGE AND METHOD
80
Patent #:
Issue Dt:
08/04/2020
Application #:
16502163
Filing Dt:
07/03/2019
Title:
ANALOG-TO-DIGITAL INVERTER CIRCUIT STRUCTURE WITH FDSOI TRANSISTORS
81
Patent #:
Issue Dt:
04/20/2021
Application #:
16502266
Filing Dt:
07/03/2019
Publication #:
Pub Dt:
01/07/2021
Title:
INTEGRATED III-V DEVICE AND DRIVER DEVICE PACKAGES WITH IMPROVED HEAT REMOVAL AND METHODS FOR FABRICATING THE SAME
82
Patent #:
Issue Dt:
12/22/2020
Application #:
16502667
Filing Dt:
07/03/2019
Publication #:
Pub Dt:
01/07/2021
Title:
TRANSVERSE-ELECTRIC (TE) PASS POLARIZER
83
Patent #:
Issue Dt:
08/02/2022
Application #:
16503982
Filing Dt:
07/05/2019
Publication #:
Pub Dt:
01/07/2021
Title:
STACKED-GATE TRANSISTORS
84
Patent #:
Issue Dt:
04/27/2021
Application #:
16507642
Filing Dt:
07/10/2019
Publication #:
Pub Dt:
01/14/2021
Title:
NON-PLANAR WAVEGUIDE STRUCTURES
85
Patent #:
Issue Dt:
08/17/2021
Application #:
16508815
Filing Dt:
07/11/2019
Publication #:
Pub Dt:
01/14/2021
Title:
MULTIPLE THRESHOLD VOLTAGE DEVICES
86
Patent #:
Issue Dt:
08/25/2020
Application #:
16508816
Filing Dt:
07/11/2019
Title:
METHODS OF FORMING GATE STRUCTURES FOR TRANSISTOR DEVICES ON AN IC PRODUCT
87
Patent #:
Issue Dt:
08/10/2021
Application #:
16508940
Filing Dt:
07/11/2019
Publication #:
Pub Dt:
01/14/2021
Title:
SENSING SCHEME FOR STT-MRAM USING LOW-BARRIER NANOMAGNETS
88
Patent #:
Issue Dt:
08/24/2021
Application #:
16509947
Filing Dt:
07/12/2019
Publication #:
Pub Dt:
10/31/2019
Title:
DUAL AIRGAP STRUCTURE
89
Patent #:
Issue Dt:
11/17/2020
Application #:
16510966
Filing Dt:
07/14/2019
Title:
SEMICONDUCTOR DEVICE WITH REDUCED PARASITIC CAPACITANCE
90
Patent #:
Issue Dt:
03/30/2021
Application #:
16515638
Filing Dt:
07/18/2019
Publication #:
Pub Dt:
01/21/2021
Title:
METHODS OF FORMING SOURCE/DRAIN REGIONS OF A FINFET DEVICE AND THE RESULTING STRUCTURES
91
Patent #:
Issue Dt:
02/16/2021
Application #:
16515779
Filing Dt:
07/18/2019
Publication #:
Pub Dt:
01/21/2021
Title:
GRATING COUPLERS WITH A SILICIDE MIRROR
92
Patent #:
Issue Dt:
03/16/2021
Application #:
16515913
Filing Dt:
07/18/2019
Publication #:
Pub Dt:
01/21/2021
Title:
ASYMMETRIC GATE CUT ISOLATION FOR SRAM
93
Patent #:
Issue Dt:
10/27/2020
Application #:
16516623
Filing Dt:
07/19/2019
Title:
FIN-TYPE FIELD-EFFECT TRANSISTORS INCLUDING A TWO-DIMENSIONAL MATERIAL
94
Patent #:
Issue Dt:
10/27/2020
Application #:
16516658
Filing Dt:
07/19/2019
Title:
TUNABLE GRATING COUPLERS
95
Patent #:
Issue Dt:
07/06/2021
Application #:
16517827
Filing Dt:
07/22/2019
Publication #:
Pub Dt:
01/28/2021
Title:
FORMING INTERCONNECT WITHOUT GATE CUT ISOLATION BLOCKING OPENING FORMATION
96
Patent #:
Issue Dt:
11/10/2020
Application #:
16519135
Filing Dt:
07/23/2019
Title:
METAL RESISTOR STRUCTURE IN AT LEAST ONE CAVITY IN DIELECTRIC OVER TS CONTACT AND GATE STRUCTURE
97
Patent #:
Issue Dt:
10/27/2020
Application #:
16520670
Filing Dt:
07/24/2019
Publication #:
Pub Dt:
11/14/2019
Title:
POLY GATE EXTENSION SOURCE TO BODY CONTACT
98
Patent #:
Issue Dt:
02/15/2022
Application #:
16522270
Filing Dt:
07/25/2019
Publication #:
Pub Dt:
01/28/2021
Title:
ENERGY RECOVERY SYSTEM FOR A SEMICONDUCTOR FABRICATION FACILITY
99
Patent #:
Issue Dt:
12/06/2022
Application #:
16523340
Filing Dt:
07/26/2019
Publication #:
Pub Dt:
11/21/2019
Title:
IC PRODUCT COMPRISING AN INSULATING GATE SEPARATION STRUCTURE POSITIONED BETWEEN END SURFACES OF ADJACENT GATE STRUCTURES
100
Patent #:
Issue Dt:
05/05/2020
Application #:
16524870
Filing Dt:
07/29/2019
Title:
OPTICAL BEAM STEERING WITH DIRECTIONALITY PROVIDED BY SWITCHED GRATING COUPLERS
Assignor
1
Exec Dt:
11/17/2020
Assignee
1
440 STONE BREAK ROAD EXTENSION
MALTA, NEW YORK 12020
Correspondence name and address
BENJAMIN PETERSEN
1460 EL CAMINO REAL, 2ND FLOOR
SHEARMAN & STERLING LLP
MENLO PARK, CA 94025

Search Results as of: 05/09/2024 12:00 AM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT