skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:056987/0001   Pages: 1045
Recorded: 05/12/2021
Attorney Dkt #:37188/13
Conveyance: RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS).
1
Patent #:
Issue Dt:
04/13/2004
Application #:
09749191
Filing Dt:
12/26/2000
Publication #:
Pub Dt:
01/22/2004
Title:
PREVENTION OF PRECIPITATION DEFECTS ON COPPER INTERCONNECTS DURING CPM BY USE OF SOLUTIONS CONTAINING ORGANIC COMPOUNDS WITH SILICA ADSORPTION AND COPPER CORROSION INHIBITING PROPERTIES
2
Patent #:
Issue Dt:
05/27/2003
Application #:
09749293
Filing Dt:
12/27/2000
Title:
METHOD AND APPARATUS FOR USING LATENCY TIME AS A RUN-TO RUN CONTROL PARAMETER
3
Patent #:
Issue Dt:
12/04/2001
Application #:
09750593
Filing Dt:
12/28/2000
Publication #:
Pub Dt:
05/31/2001
Title:
Chemical-mechanical polishing slurry that reduces wafer defects
4
Patent #:
Issue Dt:
06/28/2005
Application #:
09750878
Filing Dt:
12/28/2000
Title:
METHOD TO SELECT TRANSMISSION RATE FOR NETWORK DEVICE
5
Patent #:
Issue Dt:
02/03/2004
Application #:
09750969
Filing Dt:
12/28/2000
Publication #:
Pub Dt:
08/22/2002
Title:
SYSTEM AND METHOD FOR INSERTING LEAKAGE REDUCTION CONTROL IN LOGIC CIRCUITS
6
Patent #:
Issue Dt:
09/06/2005
Application #:
09752254
Filing Dt:
12/30/2000
Publication #:
Pub Dt:
09/05/2002
Title:
HIERARCHICAL PROCESSING OF SIMULATION MODEL EVENTS
7
Patent #:
Issue Dt:
05/21/2002
Application #:
09752571
Filing Dt:
12/28/2000
Publication #:
Pub Dt:
08/23/2001
Title:
PROCESS FOR FABRICATING SINGLE CRYSTAL RESONANT DEVICES THAT ARE COMPATIBLE WITH INTEGRATED CIRCUIT PROCESSING
8
Patent #:
Issue Dt:
10/18/2005
Application #:
09752719
Filing Dt:
01/03/2001
Publication #:
Pub Dt:
07/04/2002
Title:
METHOD AND APPARATUS FOR PERFORMING PRIORITY-BASED FLOW CONTROL
9
Patent #:
Issue Dt:
09/17/2002
Application #:
09753015
Filing Dt:
01/02/2001
Publication #:
Pub Dt:
09/20/2001
Title:
COMPOSITE LAMINATE CIRCUIT STRUCTURE AND METHOD OF FORMING THE SAME
10
Patent #:
Issue Dt:
12/03/2002
Application #:
09753284
Filing Dt:
01/02/2001
Publication #:
Pub Dt:
07/04/2002
Title:
SPIRAL INDUCTOR SEMICONDUCTING DEVICE WITH GROUNDING STRIPS AND CONDUCTING VIAS
11
Patent #:
Issue Dt:
07/01/2003
Application #:
09753705
Filing Dt:
01/03/2001
Title:
USE OF ENDPOINT SYSTEM TO MATCH INDIVIDUAL PROCESSING STATIONS WITHIN A TOOL
12
Patent #:
Issue Dt:
11/12/2002
Application #:
09753809
Filing Dt:
01/03/2001
Title:
LOW DEFECT ORGANIC BARC COATING IN A SEMICONDUCTOR STRUCTURE
13
Patent #:
Issue Dt:
07/23/2002
Application #:
09753845
Filing Dt:
01/03/2001
Title:
METHODOLOGY FOR ELECTRICALLY INDUCED SELECTIVE BREAKDOWN OF NANOTUBES
14
Patent #:
Issue Dt:
04/22/2003
Application #:
09754910
Filing Dt:
01/05/2001
Publication #:
Pub Dt:
07/11/2002
Title:
METHOD TO DETERMINE OPTICAL PROXIMITY CORRECTION AND ASSIST FEATURE RULES WHICH ACCOUNT FOR VARIATIONS IN MASK DIMENSIONS
15
Patent #:
Issue Dt:
03/28/2006
Application #:
09755008
Filing Dt:
01/05/2001
Title:
OPTICAL ANALYSIS OF INTEGRATED CIRCUITS
16
Patent #:
Issue Dt:
09/16/2003
Application #:
09755012
Filing Dt:
01/05/2001
Title:
SOI DIE ANALYSIS OF CIRCUITRY LOGIC STATES VIA COUPLING THROUGH THE INSULATOR
17
Patent #:
Issue Dt:
12/14/2004
Application #:
09755164
Filing Dt:
01/08/2001
Publication #:
Pub Dt:
07/11/2002
Title:
ALUMINUM NITRIDE AND ALUMINUM OXIDE/ALUMINUM NITRIDE HETEROSTRUCTURE GATE DIELECTRIC STACK BASED FIELD EFFECT TRANSISTORS AND METHOD FOR FORMING SAME
18
Patent #:
Issue Dt:
10/29/2002
Application #:
09755216
Filing Dt:
01/04/2001
Title:
DEVICE FOR POWER SUPPLY DETECTION AND POWER ON RESET
19
Patent #:
Issue Dt:
08/06/2002
Application #:
09757116
Filing Dt:
01/09/2001
Title:
APPARATUS FOR IMPROVING IMAGE DEPTH RESOLUTION IN A MAGNETIC FIELD IMAGING APPARATUS
20
Patent #:
Issue Dt:
10/08/2002
Application #:
09757118
Filing Dt:
01/09/2001
Title:
Method and apparatus for measuring effects of packaging stresses of common IC electrical performance parameters at wafer sort
21
Patent #:
Issue Dt:
06/10/2003
Application #:
09757159
Filing Dt:
01/09/2001
Publication #:
Pub Dt:
01/17/2002
Title:
METHOD FOR BONDING HEAT SINKS TO OVERMOLDS AND DEVICE FORMED THEREBY
22
Patent #:
Issue Dt:
04/13/2004
Application #:
09757185
Filing Dt:
01/09/2001
Publication #:
Pub Dt:
05/17/2001
Title:
METHOD FOR BONDING HEAT SINKS TO OVERMOLDS AND DEVICE FORMED THEREBY
23
Patent #:
Issue Dt:
12/02/2003
Application #:
09757317
Filing Dt:
01/09/2001
Publication #:
Pub Dt:
07/11/2002
Title:
GROUND-PLANE DEVICE WITH BACK OXIDE TOPOGRAPHY
24
Patent #:
Issue Dt:
02/01/2005
Application #:
09757965
Filing Dt:
01/10/2001
Publication #:
Pub Dt:
07/11/2002
Title:
FULLY-DEPLETED-COLLECTOR SILICON-ON-INSULATOR (SOI) BIPOLAR TRANSISTOR USEFUL ALONE OR IN SOI BICMOS
25
Patent #:
Issue Dt:
02/26/2002
Application #:
09758487
Filing Dt:
01/10/2001
Title:
Apparatus and method for monitoring the performance of a microprocessor
26
Patent #:
Issue Dt:
01/01/2002
Application #:
09758989
Filing Dt:
01/12/2001
Title:
Wafer cleaning apparatus
27
Patent #:
Issue Dt:
06/10/2003
Application #:
09759013
Filing Dt:
01/11/2001
Publication #:
Pub Dt:
07/11/2002
Title:
PROCESS WINDOW BASED OPTICAL PROXIMITY CORRECTION OF LITHOGRAPHIC IMAGES
28
Patent #:
Issue Dt:
06/11/2002
Application #:
09760241
Filing Dt:
01/12/2001
Title:
CROSS-SHAPED RESIST DISPENSING SYSTEM AND METHOD
29
Patent #:
Issue Dt:
11/12/2002
Application #:
09760421
Filing Dt:
01/11/2001
Title:
DIELECTRIC TREATMENT IN INTEGRATED CIRCUIT INTERCONNECTS
30
Patent #:
Issue Dt:
05/02/2006
Application #:
09760560
Filing Dt:
01/16/2001
Publication #:
Pub Dt:
09/26/2002
Title:
METHOD AND INTERFACE FOR GLITCH-FREE CLOCK SWITCHING
31
Patent #:
Issue Dt:
11/12/2002
Application #:
09760955
Filing Dt:
01/16/2001
Title:
BOND PAD STRUCTURE AND METHOD FOR REDUCED DOWNWARD FORCE WIREBONDING
32
Patent #:
Issue Dt:
11/26/2002
Application #:
09761124
Filing Dt:
01/16/2001
Publication #:
Pub Dt:
07/18/2002
Title:
COMPLIANT LAYER FOR ENCAPSULATED CLOUMNS
33
Patent #:
Issue Dt:
02/18/2003
Application #:
09761464
Filing Dt:
01/16/2001
Publication #:
Pub Dt:
07/18/2002
Title:
METHOD FOR ADDING DECOUPLING CAPACITANCE DURING INTEGRATED CIRCUIT DESIGN
34
Patent #:
Issue Dt:
05/20/2003
Application #:
09761953
Filing Dt:
01/17/2001
Title:
METHOD OF FABRICATING AN INTEGRATED CIRCUIT WITH ULTRA-SHALLOW SOURCE/DRAIN EXTENSIONS
35
Patent #:
Issue Dt:
04/08/2003
Application #:
09764048
Filing Dt:
01/17/2001
Publication #:
Pub Dt:
10/03/2002
Title:
ADJUSTING FILLET GEOMETRY TO COUPLE A HEAT SPREADER TO A CHIP CARRIER
36
Patent #:
Issue Dt:
01/28/2003
Application #:
09764132
Filing Dt:
01/19/2001
Title:
HEAT SINK GROUNDED TO A GROUNDED PACKAGE LID
37
Patent #:
Issue Dt:
04/15/2003
Application #:
09764133
Filing Dt:
01/19/2001
Publication #:
Pub Dt:
08/08/2002
Title:
MECHANICAL CLAMPER FOR HEATED SUBSTRATES AT DIE ATTACH
38
Patent #:
Issue Dt:
04/01/2003
Application #:
09764674
Filing Dt:
01/18/2001
Publication #:
Pub Dt:
07/18/2002
Title:
METHOD OF FORMING A SHALLOW TRENCH ISOLATION USING NON-CONFORMAL DIELECTRIC MATERIAL AND PLANARIZATRION
39
Patent #:
Issue Dt:
10/12/2004
Application #:
09765148
Filing Dt:
01/17/2001
Publication #:
Pub Dt:
04/15/2004
Title:
FOCUS CONTROL SYSTEM
40
Patent #:
Issue Dt:
06/04/2002
Application #:
09765666
Filing Dt:
01/22/2001
Publication #:
Pub Dt:
08/23/2001
Title:
INTEGRATION OF LOW-K SIOF FOR DAMASCENE STRUCTURE
41
Patent #:
Issue Dt:
04/01/2003
Application #:
09766005
Filing Dt:
01/18/2001
Publication #:
Pub Dt:
07/18/2002
Title:
METHOD AND APPARATUS FOR LITHOGRAPHICALLY PRINTING TIGHTLY NESTED AND ISOLATED DEVICE FEATURES USING MULTIPLE MASK EXPOSURES
42
Patent #:
Issue Dt:
03/18/2003
Application #:
09766481
Filing Dt:
01/19/2001
Title:
CIRCUIT FOR DETECTING A COOLING DEVICE IN A COMPUTER SYSTEM
43
Patent #:
Issue Dt:
04/02/2002
Application #:
09766737
Filing Dt:
01/22/2001
Title:
Automated variation of stepper exposure dose based upon across wafer variations in device characteristics, and system for accomplishing same
44
Patent #:
Issue Dt:
12/10/2002
Application #:
09766738
Filing Dt:
01/22/2001
Title:
METHOD FOR FORMING A THIN DIELECTRIC LAYER
45
Patent #:
Issue Dt:
08/13/2002
Application #:
09766799
Filing Dt:
01/22/2001
Publication #:
Pub Dt:
07/25/2002
Title:
REFRESH CONTROL CIRCUIT FOR LOW-POWER SRAM APPLICATIONS
46
Patent #:
Issue Dt:
03/19/2002
Application #:
09768112
Filing Dt:
01/23/2001
Publication #:
Pub Dt:
05/31/2001
Title:
Rolling ball connector
47
Patent #:
Issue Dt:
09/11/2001
Application #:
09768493
Filing Dt:
01/24/2001
Publication #:
Pub Dt:
07/19/2001
Title:
Silicon-germanium BiCMOS on SOI
48
Patent #:
Issue Dt:
11/18/2003
Application #:
09768833
Filing Dt:
01/24/2001
Publication #:
Pub Dt:
07/25/2002
Title:
APPARATUS AND METHOD FOR WAFER CLEANING
49
Patent #:
Issue Dt:
08/10/2004
Application #:
09769170
Filing Dt:
01/25/2001
Publication #:
Pub Dt:
07/25/2002
Title:
TRANSFERABLE DEVICE-CONTAINING LAYER FOR SILICON-ON-INSULATOR APPLICATIONS
50
Patent #:
Issue Dt:
08/24/2004
Application #:
09769203
Filing Dt:
01/24/2001
Title:
DEVICE AND METHOD FOR INTERPOLATED SIGNAL RESAMPLING BETWEEN SAMPLING CLOCK CYCLES
51
Patent #:
Issue Dt:
01/06/2004
Application #:
09769640
Filing Dt:
01/25/2001
Publication #:
Pub Dt:
07/25/2002
Title:
STI PULL-DOWN TO CONTROL SIGE FACET GROWTH
52
Patent #:
Issue Dt:
10/15/2002
Application #:
09769667
Filing Dt:
01/25/2001
Publication #:
Pub Dt:
07/25/2002
Title:
ESD ROBUST SILICON GERMANIUM TRANSISTOR WITH EMITTER NP-BLOCK MASK EXTRINSIC BASE BALLASTING RESISTOR WITH DOPED FACET REGION
53
Patent #:
Issue Dt:
09/20/2005
Application #:
09769890
Filing Dt:
01/25/2001
Title:
PCI AND MII COMPATIBLE HOME PHONELINE NETWORKING ALLIANCE (HPNA) INTERFACE DEVICE
54
Patent #:
Issue Dt:
02/08/2005
Application #:
09769982
Filing Dt:
01/25/2001
Title:
PCI AND MII COMPATIBLE HOME PHONELINE NETWORKING ALLIANCE (HPNA) INTERFACE DEVICE
55
Patent #:
Issue Dt:
07/23/2002
Application #:
09770065
Filing Dt:
01/25/2001
Publication #:
Pub Dt:
02/28/2002
Title:
PROGRAMMABLE GAIN AMPLIFIER FOR USE IN DATA NETWORK
56
Patent #:
Issue Dt:
09/10/2002
Application #:
09770468
Filing Dt:
01/29/2001
Title:
ULTRA THIN ETCH STOP LAYER FOR DAMASCENE PROCESS
57
Patent #:
Issue Dt:
10/29/2002
Application #:
09770469
Filing Dt:
01/29/2001
Title:
DIELECTRIC LAYER WITH TREATED TOP SURFACE FORMING AN ETCH STOP LAYER AND METHOD OF MAKING THE SAME
58
Patent #:
Issue Dt:
11/09/2004
Application #:
09770659
Filing Dt:
01/29/2001
Title:
ARRANGEMENT FOR TESTING PAUSE FRAME RESPONSE IN A NETWORK SWITCH
59
Patent #:
Issue Dt:
09/23/2003
Application #:
09770730
Filing Dt:
01/26/2001
Title:
PELLICLE FOR USE IN EUV LITHOGRAPHY AND A METHOD OF MAKING SUCH A PELLICLE
60
Patent #:
Issue Dt:
04/08/2003
Application #:
09770733
Filing Dt:
01/26/2001
Publication #:
Pub Dt:
09/12/2002
Title:
PELLICLE FOR USE IN SMALL WAVELENGTH LITHOGRAPHY AND A METHOD FOR MAKING SUCH A PELLICLE
61
Patent #:
Issue Dt:
03/30/2004
Application #:
09770788
Filing Dt:
01/26/2001
Publication #:
Pub Dt:
08/01/2002
Title:
T-RAM ARRAY HAVING A PLANAR CELL STRUCTURE AND METHOD FOR FABRICATING THE SAME
62
Patent #:
Issue Dt:
04/22/2003
Application #:
09770913
Filing Dt:
01/26/2001
Publication #:
Pub Dt:
07/26/2001
Title:
HIGH PERFORMANCE CHIP PACKAGING AND METHOD
63
Patent #:
Issue Dt:
01/21/2003
Application #:
09771149
Filing Dt:
01/26/2001
Publication #:
Pub Dt:
10/10/2002
Title:
NORBORNENE FLUOROACRYLATE COPOLYMERS AND PROCESS FOR USE THEREOF
64
Patent #:
Issue Dt:
07/15/2003
Application #:
09771236
Filing Dt:
01/26/2001
Title:
PELLICLE FOR USE IN SMALL WAVELENGTH LITHOGRAPHY AND A METHOD FOR MAKING SUCH A PELLICLE USING A SILICON LAYER
65
Patent #:
Issue Dt:
05/04/2004
Application #:
09771261
Filing Dt:
01/26/2001
Publication #:
Pub Dt:
10/10/2002
Title:
LITHOGRAPHIC PHOTORESIST COMPOSITION AND PROCESS FOR ITS USE
66
Patent #:
Issue Dt:
04/15/2003
Application #:
09771262
Filing Dt:
01/26/2001
Publication #:
Pub Dt:
08/01/2002
Title:
SUBSTITUTED NORBORNENE FLUOROACRYLATE COPOLYMERS AND USE THEREOF IN LITHOGRAPHIC PHOTORESIST COMPOSITIONS
67
Patent #:
Issue Dt:
07/08/2003
Application #:
09771820
Filing Dt:
01/29/2001
Title:
PROCESS FOR REDUCING THE PITCH OF CONTACT HOLES, VIAS, AND TRENCH STRUCTURES IN INTEGRATED CIRCUITS
68
Patent #:
Issue Dt:
02/11/2003
Application #:
09771842
Filing Dt:
01/29/2001
Title:
PROCESS FOR REDUCING CRITICAL DIMENSIONS OF CONTACT HOLES, VIAS, AND TRENCH STRUCTURES IN INTEGRATED CIRCUITS
69
Patent #:
Issue Dt:
12/31/2002
Application #:
09772205
Filing Dt:
01/29/2001
Publication #:
Pub Dt:
10/10/2002
Title:
METHOD OF FORMING RECESSED THIN FILM LANDING PAD STRUCTURE
70
Patent #:
Issue Dt:
06/17/2003
Application #:
09772345
Filing Dt:
01/30/2001
Publication #:
Pub Dt:
08/01/2002
Title:
METHOD FOR DELINEATION OF EDRAM SUPPORT DEVICE NOTCHED GATE
71
Patent #:
Issue Dt:
05/14/2002
Application #:
09772420
Filing Dt:
01/29/2001
Title:
DIFFERENTIAL CLOCK CROSSING POINT LEVEL-SHIFTING DEVICE
72
Patent #:
Issue Dt:
10/29/2002
Application #:
09772423
Filing Dt:
01/29/2001
Publication #:
Pub Dt:
06/07/2001
Title:
NOISE ELIMINATION IN A USB CODEC
73
Patent #:
Issue Dt:
05/20/2003
Application #:
09772610
Filing Dt:
01/30/2001
Title:
SEMICONDUCTOR-ON-INSULATOR (SOI) TUNNELING JUNCTION TRANSISTOR
74
Patent #:
Issue Dt:
09/03/2002
Application #:
09772649
Filing Dt:
01/30/2001
Title:
SOI SEMICONDUCTOR DEVICE OPENING IMPLANTATION GETTERING METHOD
75
Patent #:
Issue Dt:
03/25/2003
Application #:
09772889
Filing Dt:
01/31/2001
Title:
PACKAGING SUBSTRATE COMPRISING STAGGERED VIAS
76
Patent #:
Issue Dt:
01/21/2003
Application #:
09773323
Filing Dt:
01/31/2001
Publication #:
Pub Dt:
08/01/2002
Title:
METHOD FOR WRITING AND/OR ERASING HIGH DENSITY DATA ON A MEDIA
77
Patent #:
Issue Dt:
10/22/2002
Application #:
09773488
Filing Dt:
02/02/2001
Publication #:
Pub Dt:
10/04/2001
Title:
COMPOSITION FOR INCREASING ACTIVITY OF A NO-CLEAN FLUX
78
Patent #:
Issue Dt:
05/08/2007
Application #:
09773798
Filing Dt:
02/01/2001
Publication #:
Pub Dt:
08/01/2002
Title:
PASSIVATION FOR IMPROVED BIPOLAR YIELD
79
Patent #:
Issue Dt:
07/29/2003
Application #:
09773906
Filing Dt:
02/02/2001
Title:
PLASMA ETCH PROCESS FOR NONHOMOGENOUS FILM
80
Patent #:
Issue Dt:
12/31/2002
Application #:
09773954
Filing Dt:
02/01/2001
Title:
OPTICAL TECHNIQUE TO DETECT ETCH PROCESS TERMINATION
81
Patent #:
Issue Dt:
08/19/2003
Application #:
09773968
Filing Dt:
02/01/2001
Title:
DIFFERENTIAL WAVELENGTH INSPECTION SYSTEM
82
Patent #:
Issue Dt:
07/30/2002
Application #:
09774126
Filing Dt:
01/30/2001
Publication #:
Pub Dt:
08/01/2002
Title:
INCORPORATION OF CARBON IN SILICON/SILICON GERMANIUM EPITAXIAL LAYER TO ENHANCE YIELD FOR SI-GE BIPOLAR TECHNOLOGY
83
Patent #:
Issue Dt:
04/30/2002
Application #:
09774138
Filing Dt:
01/30/2001
Title:
SEMICONDUCTOR-ON-INSULATOR (SOI) TUNNELING JUNCTION TRANSISTOR SRAM CELL
84
Patent #:
Issue Dt:
12/31/2002
Application #:
09774152
Filing Dt:
01/30/2001
Publication #:
Pub Dt:
08/01/2002
Title:
FLIP CHIP PACKAGE WITH IMPROVED CAP DESIGN AND PROCESS FOR MAKING THEREOF
85
Patent #:
Issue Dt:
05/18/2004
Application #:
09774489
Filing Dt:
01/31/2001
Publication #:
Pub Dt:
09/26/2002
Title:
HEAD-MOUNTED DISPLAY CONTENT TRANSFORMER
86
Patent #:
Issue Dt:
11/05/2002
Application #:
09774708
Filing Dt:
02/01/2001
Title:
METHOD OF MANUFACTURING A SEMICONDUCTOR STRUCTURE WITH TREATMENT TO SACRIFICIAL STOP LAYER PRODUCING DIFFUSION TO AN ADJACENT LOW-K DIELECTRIC LAYER LOWERING THE CONSTANT
87
Patent #:
Issue Dt:
04/02/2002
Application #:
09774939
Filing Dt:
01/31/2001
Title:
Dual gate process using self-assembled molecular layer
88
Patent #:
Issue Dt:
07/19/2005
Application #:
09774943
Filing Dt:
01/31/2001
Publication #:
Pub Dt:
08/01/2002
Title:
ASSEMBLY FOR WRITING AND / OR ERASING HIGH DENSITY DATA ON A MEDIA
89
Patent #:
Issue Dt:
04/29/2003
Application #:
09775016
Filing Dt:
02/01/2001
Title:
BARRIER FOR AND A METHOD OF REDUCING OUTGASSING FROM A PHOTORESIST MATERIAL
90
Patent #:
Issue Dt:
04/29/2003
Application #:
09775062
Filing Dt:
02/01/2001
Title:
PUPIL FILTERING FOR A LITHOGRAPHIC TOOL
91
Patent #:
Issue Dt:
07/19/2005
Application #:
09775374
Filing Dt:
02/01/2001
Publication #:
Pub Dt:
08/01/2002
Title:
SYSTEM AND METHOD FOR REMOTE OPTICAL DIGITAL NETWORKING OF COMPUTING DEVICES
92
Patent #:
Issue Dt:
05/18/2004
Application #:
09776077
Filing Dt:
02/01/2001
Title:
EFFICIENT SIMD QUANTIZATION METHOD
93
Patent #:
Issue Dt:
12/06/2005
Application #:
09776080
Filing Dt:
02/01/2001
Title:
TWO-DIMENSIONAL DISCRETE COSINE TRANSFORM USING SIMD INSTRUCTIONS
94
Patent #:
Issue Dt:
12/24/2002
Application #:
09776308
Filing Dt:
02/02/2001
Title:
METHOD OF IN-SITU CLEANING FOR LPCVD TEOS PUMP
95
Patent #:
Issue Dt:
03/02/2004
Application #:
09776339
Filing Dt:
02/02/2001
Title:
PCI AND MII COMPATIBLE HOME PHONELINE NETWORKING ALLIANCE (HPNA) INTERFACE DEVICE
96
Patent #:
Issue Dt:
02/25/2003
Application #:
09776748
Filing Dt:
02/06/2001
Title:
NICKEL SILICIDE PROCESS USING STARVED SILICON DIFFUSION BARRIER
97
Patent #:
Issue Dt:
09/10/2002
Application #:
09776813
Filing Dt:
02/05/2001
Title:
DEPOSITION OF IN-SITU DOPED SEMICONDUCTOR FILM AND UNDOPED SEMICONDUCTOR FILM IN THE SAME REACTION CHAMBER
98
Patent #:
Issue Dt:
11/12/2002
Application #:
09777539
Filing Dt:
02/06/2001
Publication #:
Pub Dt:
06/28/2001
Title:
MULTI-WAFER POLISHING TOOL
99
Patent #:
Issue Dt:
06/17/2003
Application #:
09777548
Filing Dt:
02/06/2001
Publication #:
Pub Dt:
08/08/2002
Title:
SUPPORT AND ALIGNMENT DEVICE FOR ENABLING CHEMICAL MECHANICAL POLISHING RINSE AND FILM MEASUREMENTS
100
Patent #:
Issue Dt:
12/17/2002
Application #:
09777637
Filing Dt:
02/06/2001
Title:
SEMICONDUCTOR-ON-INSULATOR (SOI) DEVICE HAVING SOURCE/DRAIN SILICON-GERMANIUM REGIONS AND METHOD OF MANUFACTURE
Assignor
1
Exec Dt:
11/17/2020
Assignee
1
440 STONE BREAK ROAD EXTENSION
MALTA, NEW YORK 12020
Correspondence name and address
BENJAMIN PETERSEN
1460 EL CAMINO REAL, 2ND FLOOR
SHEARMAN & STERLING LLP
MENLO PARK, CA 94025

Search Results as of: 05/09/2024 03:57 PM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT