|
|
Patent #:
|
|
Issue Dt:
|
05/29/2007
|
Application #:
|
09871883
|
Filing Dt:
|
06/01/2001
|
Publication #:
|
|
Pub Dt:
|
12/05/2002
| | | | |
Title:
|
DUAL-DAMASCENE METALLIZATION INTERCONNECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
04/06/2004
|
Application #:
|
09872313
|
Filing Dt:
|
06/01/2001
|
Title:
|
CACHE MEMORY AND METHOD OF OPERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/04/2003
|
Application #:
|
09872328
|
Filing Dt:
|
06/01/2001
|
Title:
|
CONFORMAL ATOMIC LINER LAYER IN AN INTERGRATED CIRCUIT INTERCONNECT
|
|
|
Patent #:
|
|
Issue Dt:
|
10/15/2002
|
Application #:
|
09872465
|
Filing Dt:
|
05/31/2001
|
Title:
|
MANUFACTURING METHOD FOR SEMICONDUCTOR INTERCONNECT BARRIER OF BORON SILICON NITRIDE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/19/2002
|
Application #:
|
09873667
|
Filing Dt:
|
06/04/2001
|
Title:
|
METHOD OF ELECTROCHEMICAL FORMATION OF HIGH TC SUPERCONDUCTING DAMASCENE INTERCONNECT FOR INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
05/03/2005
|
Application #:
|
09873674
|
Filing Dt:
|
06/04/2001
|
Title:
|
STRADDLED GATE FDSOI DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/21/2004
|
Application #:
|
09873735
|
Filing Dt:
|
06/04/2001
|
Title:
|
HIGH SPEED ASYNCHRONOUS BUS FOR AN INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
03/04/2003
|
Application #:
|
09874196
|
Filing Dt:
|
06/05/2001
|
Publication #:
|
|
Pub Dt:
|
12/05/2002
| | | | |
Title:
|
LAND GRID ARRAY STIFFENER USE WITH FLEXIBLE CHIP CARRIERS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/17/2002
|
Application #:
|
09874513
|
Filing Dt:
|
06/05/2001
|
Title:
|
METHOD OF RE-WORKING COPPER DAMASCENE WAFERS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/09/2002
|
Application #:
|
09874558
|
Filing Dt:
|
06/04/2001
|
Title:
|
ANNEALING AMBIENT IN INTEGRATED CIRCUIT INTERCONNECTS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/2003
|
Application #:
|
09875457
|
Filing Dt:
|
06/05/2001
|
Title:
|
BARRIER-TO-SEED LAYER ALLOYING IN INTEGRATED CIRCUIT INTERCONNECTS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/15/2003
|
Application #:
|
09875596
|
Filing Dt:
|
06/06/2001
|
Title:
|
SYSTEM FOR AND METHOD OF USING DEVELOPER AS A SOLVENT TO SPREAD PHOTORESIST FASTER AND REDUCE PHOTORESIST CONSUMPTION
|
|
|
Patent #:
|
|
Issue Dt:
|
04/20/2004
|
Application #:
|
09876631
|
Filing Dt:
|
06/07/2001
|
Publication #:
|
|
Pub Dt:
|
12/12/2002
| | | | |
Title:
|
LOGIC CIRCUIT FOR TRUE AND COMPLEMENT SIGNAL GENERATOR
|
|
|
Patent #:
|
|
Issue Dt:
|
08/30/2011
|
Application #:
|
09877120
|
Filing Dt:
|
06/11/2001
|
Title:
|
SYSTEM AND METHOD FOR IMPLEMENTING AN IRC ACROSS MULTIPLE NETWORK DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/13/2002
|
Application #:
|
09877631
|
Filing Dt:
|
06/08/2001
|
Title:
|
BONDED SOI FOR FLOATING BODY AND METAL GETTERING CONTROL
|
|
|
Patent #:
|
|
Issue Dt:
|
07/02/2002
|
Application #:
|
09877688
|
Filing Dt:
|
06/08/2001
|
Title:
|
DIELECTRIC PROTECTED CHEMICAL-MECHANICAL POLISHING IN INTEGRATED CIRCUIT INTERCONNECTS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/22/2005
|
Application #:
|
09878117
|
Filing Dt:
|
06/08/2001
|
Publication #:
|
|
Pub Dt:
|
03/14/2002
| | | | |
Title:
|
POLYSILICON CAPACITOR HAVING LARGE CAPACITANCE AND LOW RESISTANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/02/2003
|
Application #:
|
09878474
|
Filing Dt:
|
06/11/2001
|
Publication #:
|
|
Pub Dt:
|
12/26/2002
| | | | |
Title:
|
STRUCTURE AND METHOD FOR IMPROVED ADHESION BETWEEN TWO POLYMER FILMS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/28/2003
|
Application #:
|
09878525
|
Filing Dt:
|
06/11/2001
|
Publication #:
|
|
Pub Dt:
|
12/26/2002
| | | | |
Title:
|
CONTENT ADDRESSABLE MEMORY HAVING CASCADED SUB-ENTRY ARCHITECTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/10/2002
|
Application #:
|
09878681
|
Filing Dt:
|
06/11/2001
|
Publication #:
|
|
Pub Dt:
|
04/18/2002
| | | | |
Title:
|
SILICON-ON-INSULATOR CHIP HAVING AN ISOLATION BARRIER FOR RELIABILITY
|
|
|
Patent #:
|
|
Issue Dt:
|
02/03/2004
|
Application #:
|
09878804
|
Filing Dt:
|
06/11/2001
|
Publication #:
|
|
Pub Dt:
|
10/18/2001
| | | | |
Title:
|
SEMICONDUCTOR CHIP HAVING BOTH COMPACT MEMORY AND HIGH PERFORMANCE LOGIC
|
|
|
Patent #:
|
|
Issue Dt:
|
06/03/2003
|
Application #:
|
09878930
|
Filing Dt:
|
06/12/2001
|
Publication #:
|
|
Pub Dt:
|
02/21/2002
| | | | |
Title:
|
HETEROJUNCTION BIPOLAR TRANSISTOR WITH SILICON-GERMANIUM BASE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/10/2005
|
Application #:
|
09879105
|
Filing Dt:
|
06/13/2001
|
Publication #:
|
|
Pub Dt:
|
12/19/2002
| | | | |
Title:
|
COMPLEMENTARY METAL OXIDE SEMICONDUCTOR (CMOS) GATE STACK WITH HIGH DIELECTRIC CONSTANT GATE DIELECTRIC AND INTEGRATED DIFFUSION BARRIER
|
|
|
Patent #:
|
|
Issue Dt:
|
03/04/2003
|
Application #:
|
09879338
|
Filing Dt:
|
06/11/2001
|
Title:
|
METHOD OF CONTROLLING PHOTOLITHOGRAPHY PROCESSES BASED UPON SCATTEROMETRIC MEASUREMENTS OF PHOTORESIST THICKNESS, AND SYSTEM FOR ACCOMPLISHING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
04/29/2003
|
Application #:
|
09879376
|
Filing Dt:
|
06/11/2001
|
Title:
|
METHOD FOR FORMING OPENINGS FOR CONDUCTIVE INTERCONNECTS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/06/2004
|
Application #:
|
09879530
|
Filing Dt:
|
06/12/2001
|
Publication #:
|
|
Pub Dt:
|
12/12/2002
| | | | |
Title:
|
METHOD AND STRUCTURE FOR BURIED CIRCUITS AND DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/21/2003
|
Application #:
|
09879579
|
Filing Dt:
|
06/12/2001
|
Publication #:
|
|
Pub Dt:
|
12/12/2002
| | | | |
Title:
|
COMPACT BODY FOR SILICON-ON-INSULATOR TRANSISTORS REQUIRING NO ADDITIONAL LAYOUT AREA
|
|
|
Patent #:
|
|
Issue Dt:
|
04/05/2005
|
Application #:
|
09879653
|
Filing Dt:
|
06/12/2001
|
Publication #:
|
|
Pub Dt:
|
12/12/2002
| | | | |
Title:
|
UNIFIED SRAM CACHE SYSTEM FOR AN EMBEDDED DRAM SYSTEM HAVING A MICRO-CELL ARCHITECTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/06/2004
|
Application #:
|
09879724
|
Filing Dt:
|
06/12/2001
|
Publication #:
|
|
Pub Dt:
|
12/12/2002
| | | | |
Title:
|
LEAKY, THERMALLY CONDUCTIVE INSULATOR MATERIAL (LTCIM) IN SEMICONDUCTOR-ON-INSULATOR (SOI) STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/18/2003
|
Application #:
|
09880219
|
Filing Dt:
|
06/12/2001
|
Title:
|
METHOD OF ENHANCED FILL OF VIAS AND TRENCHES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/19/2002
|
Application #:
|
09880513
|
Filing Dt:
|
06/12/2001
|
Title:
|
HDP DEPOSITION HILLOCK SUPPRESSION METHOD
IN INTEGRATED CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/22/2003
|
Application #:
|
09880591
|
Filing Dt:
|
06/13/2001
|
Title:
|
SYSTEM TO DETERMINE SUITABILITY OF SION ARC SURFACE FOR DUV RESIST PATTERNING
|
|
|
Patent #:
|
|
Issue Dt:
|
03/25/2003
|
Application #:
|
09880598
|
Filing Dt:
|
06/13/2001
|
Publication #:
|
|
Pub Dt:
|
12/19/2002
| | | | |
Title:
|
TIMING CIRCUIT AND METHOD FOR A COMPILABLE DRAM
|
|
|
Patent #:
|
|
Issue Dt:
|
10/07/2003
|
Application #:
|
09880990
|
Filing Dt:
|
06/13/2001
|
Title:
|
METHOD AND APPARATUS FOR PERFORMING TRENCH DEPTH ANALYSIS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/15/2003
|
Application #:
|
09881817
|
Filing Dt:
|
06/18/2001
|
Publication #:
|
|
Pub Dt:
|
01/02/2003
| | | | |
Title:
|
METHOD OF CONTROLLING ADDITIVES IN COPPER PLATING BATHS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/10/2002
|
Application #:
|
09881831
|
Filing Dt:
|
06/14/2001
|
Title:
|
METHOD FOR REDUCING STRESS-INDUCED VOIDS FOR 0.25MM AND SMALLER SEMICONDUCTOR CHIP TECHNOLOGY BY ANNEALING INTERCONNECT LINES AND USING LOW BIAS VOLTAGE AND LOW INTERLAYER DIELECTRIC DEPOSITION RATE AND SEMICONDUCTOR CHIP MADE THEREBY
|
|
|
Patent #:
|
|
Issue Dt:
|
12/10/2002
|
Application #:
|
09881993
|
Filing Dt:
|
06/15/2001
|
Title:
|
CHEMICAL TRIM PROCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/14/2006
|
Application #:
|
09882006
|
Filing Dt:
|
06/15/2001
|
Publication #:
|
|
Pub Dt:
|
04/10/2003
| | | | |
Title:
|
NOISE REMOVAL IN MULTIBYTE TEXT ENCODINGS USING STATISTICAL MODELS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/27/2002
|
Application #:
|
09882095
|
Filing Dt:
|
06/15/2001
|
Title:
|
SURFACE ENGINEERING TO PREVENT EPI GROWTH ON GATE POLY DURING SELECTIVE EPI PROCESSING
|
|
|
Patent #:
|
|
Issue Dt:
|
01/28/2003
|
Application #:
|
09882749
|
Filing Dt:
|
06/15/2001
|
Publication #:
|
|
Pub Dt:
|
12/19/2002
| | | | |
Title:
|
HIGH-DIELECTRIC CONSTANT INSULATORS FOR FEOL CAPACITORS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/16/2003
|
Application #:
|
09883433
|
Filing Dt:
|
06/18/2001
|
Publication #:
|
|
Pub Dt:
|
10/18/2001
| | | | |
Title:
|
METHOD FOR FORMING AN ANTENNA AND A RADIO FREQUENCY TRANSPONDER
|
|
|
Patent #:
|
|
Issue Dt:
|
01/21/2003
|
Application #:
|
09884058
|
Filing Dt:
|
06/20/2001
|
Title:
|
METHOD OF FORMING LOW RESISTANCE BARRIER ON LOW K INTERCONNECT WITH ELECTROLESSLY PLATED COPPER SEED LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
04/29/2003
|
Application #:
|
09884059
|
Filing Dt:
|
06/20/2001
|
Title:
|
METHOD OF FORMING LOW RESISTANCE BARRIER ON LOW K INTERCONNECT
|
|
|
Patent #:
|
|
Issue Dt:
|
12/21/2004
|
Application #:
|
09884617
|
Filing Dt:
|
06/19/2001
|
Title:
|
PERFORMING A TWO-STEP READ ON A MAC REGISTER IN A HOME NETWORK AS AN ATOMIC READ
|
|
|
Patent #:
|
|
Issue Dt:
|
03/25/2003
|
Application #:
|
09885411
|
Filing Dt:
|
06/19/2001
|
Title:
|
METHOD AND APPARATUS FOR CHARACTERIZING AN INTERCONNECT STRUCTURE PROFILE USING SCATTEROMETRY MEASUREMENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/24/2002
|
Application #:
|
09885455
|
Filing Dt:
|
06/19/2001
|
Title:
|
APPARATUS FOR FILLING TRENCHES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/03/2002
|
Application #:
|
09886032
|
Filing Dt:
|
06/22/2001
|
Title:
|
INTEGRATION OF LOW-K SIOF AS INTER-LAYER DIELECTRIC
|
|
|
Patent #:
|
|
Issue Dt:
|
11/01/2005
|
Application #:
|
09886823
|
Filing Dt:
|
06/21/2001
|
Publication #:
|
|
Pub Dt:
|
12/26/2002
| | | | |
Title:
|
DOUBLE GATED VERTICAL TRANSISTOR WITH DIFFERENT FIRST AND SECOND GATE MATERIALS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/15/2003
|
Application #:
|
09886863
|
Filing Dt:
|
06/21/2001
|
Title:
|
MONITOR CMP PROCESS USING SCATTEROMETRY
|
|
|
Patent #:
|
|
Issue Dt:
|
12/17/2002
|
Application #:
|
09888431
|
Filing Dt:
|
06/26/2001
|
Title:
|
USE OF HYDROGEN DOPING FOR PROTECTION OF LOW-K DIELECTRIC LAYERS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/28/2003
|
Application #:
|
09888777
|
Filing Dt:
|
06/25/2001
|
Publication #:
|
|
Pub Dt:
|
12/26/2002
| | | | |
Title:
|
HIGH MOBILITY FETS USING AL2O3 AS A GATE OXIDE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/13/2004
|
Application #:
|
09891898
|
Filing Dt:
|
06/26/2001
|
Title:
|
METHOD AND APPARATUS FOR DETERMINING OUTPUT CHARACTERISTICS USING TOOL STATE DATA
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/2003
|
Application #:
|
09892026
|
Filing Dt:
|
06/26/2001
|
Publication #:
|
|
Pub Dt:
|
12/26/2002
| | | | |
Title:
|
REDUNDANT MEMORY ARRAY HAVING DUAL-USE REPAIR ELEMENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/2003
|
Application #:
|
09892234
|
Filing Dt:
|
06/26/2001
|
Publication #:
|
|
Pub Dt:
|
11/15/2001
| | | | |
Title:
|
POROUS DIELECTRIC MATERIAL AND ELECTRONIC DEVICES FABRICATED THEREWITH
|
|
|
Patent #:
|
|
Issue Dt:
|
10/12/2004
|
Application #:
|
09892328
|
Filing Dt:
|
06/26/2001
|
Publication #:
|
|
Pub Dt:
|
12/26/2002
| | | | |
Title:
|
USING TYPE BITS TO TRACK STORAGE OF ECC AND PREDECODE BITS IN A LEVEL TWO CACHE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/19/2002
|
Application #:
|
09892777
|
Filing Dt:
|
06/28/2001
|
Title:
|
EXTRUDED HEAT SPREADER
|
|
|
Patent #:
|
|
Issue Dt:
|
03/25/2003
|
Application #:
|
09892778
|
Filing Dt:
|
06/28/2001
|
Title:
|
HEAT SPREADER HAVING HOLES FOR RIVET-LIKE ADHESIVE CONNECTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/27/2003
|
Application #:
|
09892799
|
Filing Dt:
|
06/28/2001
|
Title:
|
METHOD OF CHECKING BGA SUBSTRATE DESIGN
|
|
|
Patent #:
|
|
Issue Dt:
|
07/04/2006
|
Application #:
|
09893100
|
Filing Dt:
|
06/26/2001
|
Title:
|
COLLISION RECOVERY INTERFACE SUPPORT IN A HOME PHONELINE NETWORKING ALLIANCE MEDIA ACCESS CONTROLLER (HPNA MAC) OPERATING IN ACCORDANCE WITH AT LEAST TWO DIFFERENT DATA RATE STANDARDS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/08/2003
|
Application #:
|
09893186
|
Filing Dt:
|
06/27/2001
|
Publication #:
|
|
Pub Dt:
|
01/02/2003
| | | | |
Title:
|
USING SCATTEROMETRY FOR ETCH END POINTS FOR DUAL DAMASCENE PROCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/18/2006
|
Application #:
|
09893188
|
Filing Dt:
|
06/27/2001
|
Title:
|
DUAL LAYER PATTERNING SCHEME TO MAKE DUAL DAMASCENE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/14/2005
|
Application #:
|
09893198
|
Filing Dt:
|
06/27/2001
|
Publication #:
|
|
Pub Dt:
|
01/02/2003
| | | | |
Title:
|
GROWING COPPER VIAS OR LINES WITHIN A PATTERNED RESIST USING A COPPER SEED LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
09/09/2003
|
Application #:
|
09893272
|
Filing Dt:
|
06/27/2001
|
Title:
|
USE OF SCATTEROMETRY TO MEASURE PATTERN ACCURACY
|
|
|
Patent #:
|
|
Issue Dt:
|
05/13/2003
|
Application #:
|
09893807
|
Filing Dt:
|
06/28/2001
|
Publication #:
|
|
Pub Dt:
|
01/02/2003
| | | | |
Title:
|
CRITICAL DIMENSION MONITORING FROM LATENT IMAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/17/2002
|
Application #:
|
09893847
|
Filing Dt:
|
06/28/2001
|
Title:
|
MINIMIZED CONTAMINATION OF SEMICONDUCTOR WAFERS WITHIN AN IMPLANTATION SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
09/02/2003
|
Application #:
|
09894048
|
Filing Dt:
|
06/28/2001
|
Title:
|
METHOD AND APPARATUS FOR DETERMINING FEATURE CHARACTERISTICS USING SCATTEROMETRY
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/2003
|
Application #:
|
09894284
|
Filing Dt:
|
06/27/2001
|
Title:
|
IMAGING OF INTEGRATED CIRCUIT INTERCONNECTS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/11/2003
|
Application #:
|
09894289
|
Filing Dt:
|
06/27/2001
|
Title:
|
VIA FORMATION IN INTEGRATED CIRCUIT INTERCONNECTS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/06/2003
|
Application #:
|
09894337
|
Filing Dt:
|
06/28/2001
|
Publication #:
|
|
Pub Dt:
|
01/02/2003
| | | | |
Title:
|
PROCESS FOR FORMING FUSIBLE LINKS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/07/2004
|
Application #:
|
09894434
|
Filing Dt:
|
06/28/2001
|
Title:
|
SYSTEM AND METHOD FOR ACTIVE CONTROL OF BPSG DEPOSITION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/07/2003
|
Application #:
|
09894701
|
Filing Dt:
|
06/28/2001
|
Title:
|
USE OF SCATTEROMETRY FOR IN-SITU CONTROL OF GASEOUS PHASE CHEMICAL TRIM PROCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/23/2002
|
Application #:
|
09895038
|
Filing Dt:
|
06/29/2001
|
Title:
|
METHOD OF FORMING CU-CA-O THIN FILMS ON CU SURFACES IN A CHEMICAL SOLUTION AND SEMICONDUCTOR DEVICE THEREBY FORMED
|
|
|
Patent #:
|
|
Issue Dt:
|
10/21/2003
|
Application #:
|
09895624
|
Filing Dt:
|
06/28/2001
|
Title:
|
PROCESS FOR USING BILAYER PHOTORESIST
|
|
|
Patent #:
|
|
Issue Dt:
|
12/02/2003
|
Application #:
|
09895650
|
Filing Dt:
|
06/29/2001
|
Publication #:
|
|
Pub Dt:
|
01/02/2003
| | | | |
Title:
|
THERMAL PASTE FOR LOW TEMPERATURE APPLICATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/16/2003
|
Application #:
|
09895672
|
Filing Dt:
|
06/29/2001
|
Publication #:
|
|
Pub Dt:
|
01/02/2003
| | | | |
Title:
|
STRUCTURE AND METHODS FOR PROCESS INTEGRATION IN VERTICAL DRAM CELL FABRICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
11/05/2002
|
Application #:
|
09896490
|
Filing Dt:
|
06/29/2001
|
Title:
|
SOURCE/DRAIN FORMATION WITH SUB-AMORPHIZING IMPLANTATION
|
|
|
Patent #:
|
|
Issue Dt:
|
02/24/2004
|
Application #:
|
09896538
|
Filing Dt:
|
06/29/2001
|
Publication #:
|
|
Pub Dt:
|
01/09/2003
| | | | |
Title:
|
THIOPHENE-CONTAINING PHOTO ACID GENERATORS FOR PHOTOLITHOGRAPHY
|
|
|
Patent #:
|
|
Issue Dt:
|
04/15/2003
|
Application #:
|
09896745
|
Filing Dt:
|
06/29/2001
|
Publication #:
|
|
Pub Dt:
|
01/02/2003
| | | | |
Title:
|
METHOD AND APPARATUS FOR WRITING OPERATION IN SRAM CELLS EMPLOYING PFETS PASS GATES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/27/2002
|
Application #:
|
09897198
|
Filing Dt:
|
07/02/2001
|
Publication #:
|
|
Pub Dt:
|
02/21/2002
| | | | |
Title:
|
DEVICE AND METHOD FOR RECOVERING FREQUENCY REDUNDANT DATA IN A NETWORK COMMUNICATIONS RECEIVER
|
|
|
Patent #:
|
|
Issue Dt:
|
03/16/2004
|
Application #:
|
09897205
|
Filing Dt:
|
07/02/2001
|
Title:
|
METHOD OF USING SCATTEROMETRY MEASUREMENTS TO CONTROL PHOTORESIST ETCH PROCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/28/2007
|
Application #:
|
09897573
|
Filing Dt:
|
07/02/2001
|
Title:
|
METHOD AND APPARATUS FOR DETERMINING GRID DIMENSIONS USING SCATTEROMETRY
|
|
|
Patent #:
|
|
Issue Dt:
|
10/12/2004
|
Application #:
|
09897576
|
Filing Dt:
|
07/02/2001
|
Title:
|
METHOD AND APPARATUS FOR DETERMINING CONTACT OPENING DIMENSIONS USING SCATTEROMETRY
|
|
|
Patent #:
|
|
Issue Dt:
|
11/18/2003
|
Application #:
|
09897623
|
Filing Dt:
|
07/02/2001
|
Title:
|
METHOD AND APPARATUS FOR DETERMINING COLUMN DIMENSIONS USING SCATTEROMETRY
|
|
|
Patent #:
|
|
Issue Dt:
|
08/10/2004
|
Application #:
|
09897624
|
Filing Dt:
|
07/02/2001
|
Title:
|
METHOD AND APPARATUS FOR DETERMINING CRITICAL DIMENSION VARIATION IN A LINE STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/03/2002
|
Application #:
|
09897626
|
Filing Dt:
|
07/02/2001
|
Title:
|
METHOD AND APPARATUS FOR CONTROLLING A PLATING PROCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/08/2005
|
Application #:
|
09898039
|
Filing Dt:
|
07/05/2001
|
Publication #:
|
|
Pub Dt:
|
01/09/2003
| | | | |
Title:
|
METHOD OF FORMING LATTICE-MATCHED STRUCTURE ON SILICON AND STRUCTURE FORMED THEREBY
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/2003
|
Application #:
|
09898434
|
Filing Dt:
|
07/03/2001
|
Publication #:
|
|
Pub Dt:
|
01/09/2003
| | | | |
Title:
|
INTEGRATED REDUNDANCY ARCHITECTURE SYSTEM FOR AN EMBEDDED DRAM
|
|
|
Patent #:
|
|
Issue Dt:
|
06/29/2004
|
Application #:
|
09899957
|
Filing Dt:
|
07/06/2001
|
Publication #:
|
|
Pub Dt:
|
01/09/2003
| | | | |
Title:
|
METHOD OF CONTROLLING FLOATING BODY EFFECTS IN AN ASYMMETRICAL SOI DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/10/2004
|
Application #:
|
09900400
|
Filing Dt:
|
07/05/2001
|
Title:
|
SOI MOSFET WITH ASYMMETRICAL SOURCE/BODY AND DRAIN/BODY JUNCTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/08/2003
|
Application #:
|
09900628
|
Filing Dt:
|
07/06/2001
|
Title:
|
METAL GATE TRIM PROCESS BY USING SELF ASSEMBLED MONOLAYERS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/07/2006
|
Application #:
|
09900986
|
Filing Dt:
|
07/09/2001
|
Title:
|
DAMASCENE PROCESS FOR A T-SHAPED GATE ELECTRODE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/27/2007
|
Application #:
|
09901329
|
Filing Dt:
|
07/09/2001
|
Publication #:
|
|
Pub Dt:
|
01/09/2003
| | | | |
Title:
|
SOFTWARE MODEM FOR COMMUNICATING DATA USING ENCRYPTED DATA AND UNENCRYPTED CONTROL CODES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/29/2008
|
Application #:
|
09901421
|
Filing Dt:
|
07/09/2001
|
Title:
|
METHOD AND APPARATUS FOR PREVENTING RADIO COMMUNICATION SYSTEM ACCESS BY AN UNAUTHORIZED MODEM
|
|
|
Patent #:
|
|
Issue Dt:
|
01/11/2005
|
Application #:
|
09901503
|
Filing Dt:
|
07/09/2001
|
Publication #:
|
|
Pub Dt:
|
02/13/2003
| | | | |
Title:
|
COMPUTER SYSTEM WITH PRIVILEGED-MODE MODEM DRIVER
|
|
|
Patent #:
|
|
Issue Dt:
|
01/10/2006
|
Application #:
|
09901547
|
Filing Dt:
|
07/09/2001
|
Title:
|
SOFTWARE MODEM FOR COMMUNICATING DATA USING SEPARATE CHANNELS FOR DATA AND CONTROL CODES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/26/2003
|
Application #:
|
09902024
|
Filing Dt:
|
07/10/2001
|
Publication #:
|
|
Pub Dt:
|
01/16/2003
| | | | |
Title:
|
LOCALLY INCREASING SIDEWALL DENSITY BY ION IMPLANTATION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2007
|
Application #:
|
09902140
|
Filing Dt:
|
07/10/2001
|
Publication #:
|
|
Pub Dt:
|
02/07/2002
| | | | |
Title:
|
AUTOMATIC CHECK FOR CYCLIC OPERATING CONDITIONS FOR SOI CIRCUIT SIMULATION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/18/2003
|
Application #:
|
09902351
|
Filing Dt:
|
07/10/2001
|
Title:
|
MACHINE READABLE CODE TO TRIGGER DATA COLLECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
04/29/2003
|
Application #:
|
09902366
|
Filing Dt:
|
07/10/2001
|
Title:
|
SCATTERED SIGNAL COLLECTION USING STROBED TECHNIQUE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/20/2009
|
Application #:
|
09902374
|
Filing Dt:
|
07/10/2001
|
Publication #:
|
|
Pub Dt:
|
01/16/2003
| | | | |
Title:
|
METHODOLOGY FOR CRITICAL DIMENSION METROLOGY USING STEPPER FOCUS MONITOR INFORMATION
|
|