|
|
Patent #:
|
|
Issue Dt:
|
09/07/2004
|
Application #:
|
10436229
|
Filing Dt:
|
05/12/2003
|
Title:
|
HIGH PERFORMANCE DUAL-STAGE SENSE AMPLIFIER CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
03/15/2005
|
Application #:
|
10436432
|
Filing Dt:
|
05/12/2003
|
Publication #:
|
|
Pub Dt:
|
11/18/2004
| | | | |
Title:
|
COUPLED BODY CONTACTS FOR SOI DIFFERENTIAL CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/18/2005
|
Application #:
|
10438860
|
Filing Dt:
|
05/16/2003
|
Title:
|
LASER THERMAL ANNEALING METHOD FOR FORMING SEMICONDUCTOR LOW-K DIELECTRIC LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
12/13/2005
|
Application #:
|
10439724
|
Filing Dt:
|
05/16/2003
|
Publication #:
|
|
Pub Dt:
|
11/18/2004
| | | | |
Title:
|
METHOD AND APPARATUS FOR MEASURING FLATNESS AND/OR RELATIVE ANGLE BETWEEN TOP AND BOTTOM SURFACES OF A CHIP
|
|
|
Patent #:
|
|
Issue Dt:
|
09/28/2004
|
Application #:
|
10440847
|
Filing Dt:
|
05/19/2003
|
Title:
|
NICKEL ALLOY FOR SMOS PROCESS SILICIDATION
|
|
|
Patent #:
|
|
Issue Dt:
|
07/19/2005
|
Application #:
|
10442131
|
Filing Dt:
|
05/21/2003
|
Publication #:
|
|
Pub Dt:
|
11/25/2004
| | | | |
Title:
|
MULTIPLE-GATE MOS DEVICE AND METHOD FOR MAKING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
02/01/2005
|
Application #:
|
10442745
|
Filing Dt:
|
05/21/2003
|
Publication #:
|
|
Pub Dt:
|
06/03/2004
| | | | |
Title:
|
METHOD OF FORMING DRAIN/SOURCE EXTENSION STRUCTURES OF A FIELD EFFECT TRANSISTOR USING A DOPED HIGH-K DIELECTRIC LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
08/30/2005
|
Application #:
|
10442975
|
Filing Dt:
|
05/22/2003
|
Title:
|
STRAINED-SILICON DEVICE WITH DIFFERENT SILICON THICKNESSES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/20/2004
|
Application #:
|
10443642
|
Filing Dt:
|
05/22/2003
|
Title:
|
TECHNIQUE FOR FORMING AN OXIDE/NITRIDE LAYER STACK BY CONTROLLING THE NITROGEN ION CONCENTRATION IN A NITRIDATION PLASMA
|
|
|
Patent #:
|
|
Issue Dt:
|
09/13/2005
|
Application #:
|
10444191
|
Filing Dt:
|
05/23/2003
|
Publication #:
|
|
Pub Dt:
|
06/24/2004
| | | | |
Title:
|
TRENCH ISOLATION STRUCTURE FOR A SEMICONDUCTOR DEVICE WITH A DIFFERENT DEGREE OF CORNER ROUNDING AND A METHOD OF MANUFACTURING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
01/06/2004
|
Application #:
|
10444226
|
Filing Dt:
|
05/23/2003
|
Title:
|
COLUMN REDUNDANCY SYSTEM AND METHOD FOR A MICRO-CELL EMBEDDED DRAM (E-DRAM) ARCHITECTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/09/2004
|
Application #:
|
10446297
|
Filing Dt:
|
05/28/2003
|
Publication #:
|
|
Pub Dt:
|
12/02/2004
| | | | |
Title:
|
MAGNETIC RANDOM ACCESS MEMORY USING MEMORY CELLS WITH ROTATED MAGNETIC STORAGE ELEMENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/19/2005
|
Application #:
|
10447018
|
Filing Dt:
|
05/28/2003
|
Publication #:
|
|
Pub Dt:
|
12/02/2004
| | | | |
Title:
|
METHODS AND APPARATUS FOR PROVIDING AN ANTIFUSE FUNCTION
|
|
|
Patent #:
|
|
Issue Dt:
|
11/21/2006
|
Application #:
|
10447047
|
Filing Dt:
|
05/28/2003
|
Publication #:
|
|
Pub Dt:
|
12/02/2004
| | | | |
Title:
|
METHOD OF FABRICATING BODY-TIED SOI TRANSISTOR HAVING HALO IMPLANT REGION UNDERLYING HAMMERHEAD PORTION OF GATE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/09/2004
|
Application #:
|
10447646
|
Filing Dt:
|
05/29/2003
|
Publication #:
|
|
Pub Dt:
|
10/23/2003
| | | | |
Title:
|
DAMASCENE RESISTOR AND METHOD FOR MEASURING THE WIDTH OF SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
09/14/2004
|
Application #:
|
10448723
|
Filing Dt:
|
05/30/2003
|
Title:
|
SRAM CELL WITH BOOTSTRAPPED POWER LINE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/13/2010
|
Application #:
|
10448724
|
Filing Dt:
|
05/30/2003
|
Publication #:
|
|
Pub Dt:
|
12/02/2004
| | | | |
Title:
|
ESTABLISHING RELATIONSHIPS BETWEEN COMPONENTS IN SIMULATION SYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/10/2005
|
Application #:
|
10448729
|
Filing Dt:
|
05/30/2003
|
Publication #:
|
|
Pub Dt:
|
10/30/2003
| | | | |
Title:
|
DUAL GATE LOGIC DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/09/2004
|
Application #:
|
10448776
|
Filing Dt:
|
05/29/2003
|
Publication #:
|
|
Pub Dt:
|
12/02/2004
| | | | |
Title:
|
BI-DIRECTIONAL READ WRITE DATA STRUCTURE AND METHOD FOR MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
02/15/2005
|
Application #:
|
10448947
|
Filing Dt:
|
05/30/2003
|
Publication #:
|
|
Pub Dt:
|
12/02/2004
| | | | |
Title:
|
FORMATION OF SILICON-GERMANIUM-ON-INSULATOR (SGOI) BY AN INTEGRAL HIGH TEMPERATURE SIMOX-GE INTERDIFFUSION ANNEAL
|
|
|
Patent #:
|
|
Issue Dt:
|
04/11/2006
|
Application #:
|
10448954
|
Filing Dt:
|
05/30/2003
|
Publication #:
|
|
Pub Dt:
|
12/02/2004
| | | | |
Title:
|
SIGE LATTICE ENGINEERING USING A COMBINATION OF OXIDATION, THINNING AND EPITAXIAL REGROWTH
|
|
|
Patent #:
|
|
Issue Dt:
|
11/27/2007
|
Application #:
|
10449181
|
Filing Dt:
|
05/29/2003
|
Publication #:
|
|
Pub Dt:
|
02/01/2007
| | | | |
Title:
|
NEGATIVE RESISTS BASED ON A ACID-CATALYZED ELIMINATION OF POLAR MOLECULES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/05/2005
|
Application #:
|
10455601
|
Filing Dt:
|
06/05/2003
|
Publication #:
|
|
Pub Dt:
|
12/09/2004
| | | | |
Title:
|
DECODE PATH GATED LOW ACTIVE POWER SRAM
|
|
|
Patent #:
|
|
Issue Dt:
|
11/02/2004
|
Application #:
|
10455696
|
Filing Dt:
|
06/05/2003
|
Publication #:
|
|
Pub Dt:
|
12/11/2003
| | | | |
Title:
|
DATA CODING FOR DATA STORAGE SYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/07/2006
|
Application #:
|
10456749
|
Filing Dt:
|
06/09/2003
|
Publication #:
|
|
Pub Dt:
|
12/09/2004
| | | | |
Title:
|
ORGANIC FIELD-EFFECT TRANSISTOR AND METHOD OF MAKING SAME BASED ON POLYMERIZABLE SELF-ASSEMBLED MONOLAYERS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/01/2011
|
Application #:
|
10458112
|
Filing Dt:
|
06/10/2003
|
Publication #:
|
|
Pub Dt:
|
12/16/2004
| | | | |
Title:
|
MAGNETIC MATERIALS HAVING SUPERPARAMAGNETIC PARTICLES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/24/2005
|
Application #:
|
10458147
|
Filing Dt:
|
06/10/2003
|
Publication #:
|
|
Pub Dt:
|
12/16/2004
| | | | |
Title:
|
SYSTEM AND METHOD FOR WRITING TO A MAGNETIC SHIFT REGISTER
|
|
|
Patent #:
|
|
Issue Dt:
|
12/21/2004
|
Application #:
|
10458554
|
Filing Dt:
|
06/10/2003
|
Publication #:
|
|
Pub Dt:
|
12/16/2004
| | | | |
Title:
|
SHIFTABLE MAGNETIC SHIFT REGISTER AND METHOD OF USING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
03/22/2005
|
Application #:
|
10458802
|
Filing Dt:
|
06/16/2003
|
Title:
|
FIXTURE SUITABLE FOR USE IN COUPLING A LID TO A SUBSTRATE AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
07/27/2004
|
Application #:
|
10459328
|
Filing Dt:
|
06/11/2003
|
Title:
|
METHOD FOR FORMING DUAL INLAID STRUCTURES FOR IC INTERCONNECTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/18/2011
|
Application #:
|
10459344
|
Filing Dt:
|
06/11/2003
|
Title:
|
FASTER MEMORY ACCESS IN NON-UNIFIED MEMORY ACCESS SYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/15/2005
|
Application #:
|
10459495
|
Filing Dt:
|
06/12/2003
|
Publication #:
|
|
Pub Dt:
|
12/16/2004
| | | | |
Title:
|
MULTI-STEP CHEMICAL MECHANICAL POLISHING OF A GATE AREA IN A FINFET
|
|
|
Patent #:
|
|
Issue Dt:
|
06/29/2004
|
Application #:
|
10459579
|
Filing Dt:
|
06/12/2003
|
Title:
|
DUAL SILICON LAYER FOR CHEMICAL MECHANICAL POLISHING PLANARIZATION
|
|
|
Patent #:
|
|
Issue Dt:
|
09/14/2004
|
Application #:
|
10459974
|
Filing Dt:
|
06/12/2003
|
Publication #:
|
|
Pub Dt:
|
01/01/2004
| | | | |
Title:
|
MONOLITHICALLY INTEGRATED SOLID-STATE SIGE THERMOELECTRIC ENERGY CONVERTER FOR HIGH SPEED AND LOW POWER CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/24/2004
|
Application #:
|
10459978
|
Filing Dt:
|
06/12/2003
|
Title:
|
MICRO-ELECTROMECHANICAL VARACTOR WITH ENHANCED TUNING RANGE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/15/2005
|
Application #:
|
10460165
|
Filing Dt:
|
06/13/2003
|
Title:
|
POLYSILICON TILING TO PREVENT GEOMETRY EFFECTS DURING LASER THERMAL ANNEALING
|
|
|
Patent #:
|
|
Issue Dt:
|
11/28/2006
|
Application #:
|
10460500
|
Filing Dt:
|
06/11/2003
|
Title:
|
PARAMETER LINKING SYSTEM FOR DATA VISUALIZATION IN INTEGRATED CIRCUIT TECHNOLOGY DEVELOPMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
11/09/2004
|
Application #:
|
10460615
|
Filing Dt:
|
06/11/2003
|
Title:
|
METHOD OF SIMULTANEOUS DISPLAY OF DIE AND WAFER CHARACTERIZATION IN INTEGRATED CIRCUIT TECHNOLOGY DEVELOPMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
11/09/2004
|
Application #:
|
10460717
|
Filing Dt:
|
06/12/2003
|
Publication #:
|
|
Pub Dt:
|
11/27/2003
| | | | |
Title:
|
SILICON ON INSULATOR FIELD EFFECT TRANSISTOR HAVING SHARED BODY CONTACT
|
|
|
Patent #:
|
|
Issue Dt:
|
05/30/2006
|
Application #:
|
10461090
|
Filing Dt:
|
06/13/2003
|
Publication #:
|
|
Pub Dt:
|
12/16/2004
| | | | |
Title:
|
BILAYERED METAL HARDMASKS FOR USE IN DUAL DAMASCENE ETCH SCHEMES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/11/2005
|
Application #:
|
10461821
|
Filing Dt:
|
06/13/2003
|
Publication #:
|
|
Pub Dt:
|
11/13/2003
| | | | |
Title:
|
FULLY-DEPLETED SOI MOSFETS WITH LOW SOURCE AND DRAIN RESISTANCE AND MINIMAL OVERLAP CAPACITANCE USING A RECESSED CHANNEL DAMASCENE GATE PROCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/14/2004
|
Application #:
|
10462667
|
Filing Dt:
|
06/17/2003
|
Title:
|
GATE DIELECTRIC QUALITY FOR REPLACEMENT METAL GATE TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/09/2005
|
Application #:
|
10462933
|
Filing Dt:
|
06/17/2003
|
Publication #:
|
|
Pub Dt:
|
12/23/2004
| | | | |
Title:
|
HIGH SPEED LATERAL HETEROJUNCTION MISFETS REALIZED BY 2-DIMENSIONAL BANDGAP ENGINEERING AND METHODS THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
04/17/2007
|
Application #:
|
10463038
|
Filing Dt:
|
06/17/2003
|
Publication #:
|
|
Pub Dt:
|
08/12/2004
| | | | |
Title:
|
ULTRA SCALABLE HIGH SPEED HETEROJUNCTION VERTICAL N-CHANNEL MISFETS AND METHODS THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
04/18/2006
|
Application #:
|
10463910
|
Filing Dt:
|
06/16/2003
|
Publication #:
|
|
Pub Dt:
|
06/24/2004
| | | | |
Title:
|
METHOD OF FORMING A CAP LAYER HAVING ANTI-REFLECTIVE CHARACTERISTICS ON TOP OF A LOW-K DIELECTRIC
|
|
|
Patent #:
|
|
Issue Dt:
|
04/27/2004
|
Application #:
|
10464339
|
Filing Dt:
|
06/18/2003
|
Publication #:
|
|
Pub Dt:
|
11/13/2003
| | | | |
Title:
|
ALL-IN-ONE DISPOSABLE/PERMANENT SPACER ELEVATED SOURCE/DRAIN, SELF-ALIGNED SILICIDE CMOS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/27/2004
|
Application #:
|
10464400
|
Filing Dt:
|
06/19/2003
|
Publication #:
|
|
Pub Dt:
|
11/20/2003
| | | | |
Title:
|
ASYMMETRICAL MOSFET LAYOUT FOR HIGH CURRENTS AND HIGH SPEED OPERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
02/27/2007
|
Application #:
|
10464965
|
Filing Dt:
|
06/19/2003
|
Publication #:
|
|
Pub Dt:
|
05/06/2004
| | | | |
Title:
|
COMPLEMENTARY CODE DECODING BY REDUCED SIZED CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/15/2005
|
Application #:
|
10465506
|
Filing Dt:
|
06/19/2003
|
Publication #:
|
|
Pub Dt:
|
11/20/2003
| | | | |
Title:
|
CHIP AND WAFER INTEGRATION PROCESS USING VERTICAL CONNECTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/16/2006
|
Application #:
|
10465797
|
Filing Dt:
|
06/20/2003
|
Publication #:
|
|
Pub Dt:
|
12/23/2004
| | | | |
Title:
|
NONVOLATILE MEMORY DEVICE USING SEMICONDUCTOR NANOCRYSTALS AND METHOD OF FORMING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
06/26/2007
|
Application #:
|
10485419
|
Filing Dt:
|
02/02/2005
|
Publication #:
|
|
Pub Dt:
|
06/09/2005
| | | | |
Title:
|
PATTERNING METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
02/07/2006
|
Application #:
|
10499538
|
Filing Dt:
|
06/21/2004
|
Publication #:
|
|
Pub Dt:
|
03/03/2005
| | | | |
Title:
|
ELECTRODE STRUCTURE FOR ELECTRONIC AND OPTO-ELECTRONIC DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/14/2007
|
Application #:
|
10523310
|
Filing Dt:
|
01/27/2005
|
Publication #:
|
|
Pub Dt:
|
01/26/2006
| | | | |
Title:
|
DIAPHRAGM ACTIVATED MICRO-ELECTROMECHANICAL SWITCH
|
|
|
Patent #:
|
|
Issue Dt:
|
01/20/2009
|
Application #:
|
10531494
|
Filing Dt:
|
04/15/2005
|
Publication #:
|
|
Pub Dt:
|
01/05/2006
| | | | |
Title:
|
LAND GRID ARRAY FABRICATION USING ELASTOMER CORE AND CONDUCTING METAL SHELL OR MESH
|
|
|
Patent #:
|
|
Issue Dt:
|
06/17/2008
|
Application #:
|
10536483
|
Filing Dt:
|
05/24/2005
|
Publication #:
|
|
Pub Dt:
|
03/16/2006
| | | | |
Title:
|
STRAINED FINFET CMOS DEVICE STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/12/2008
|
Application #:
|
10537238
|
Filing Dt:
|
05/31/2005
|
Publication #:
|
|
Pub Dt:
|
05/04/2006
| | | | |
Title:
|
METHOD AND DEVICE FOR FLOWING A LIQUID ON A SURFACE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/01/2008
|
Application #:
|
10537259
|
Filing Dt:
|
05/31/2005
|
Publication #:
|
|
Pub Dt:
|
06/15/2006
| | | | |
Title:
|
HIGH SENSITIVITY RESIST COMPOSITIONS FOR ELECTRON-BASED LITHOGRAPHY
|
|
|
Patent #:
|
|
Issue Dt:
|
02/17/2009
|
Application #:
|
10537536
|
Filing Dt:
|
11/01/2005
|
Publication #:
|
|
Pub Dt:
|
06/15/2006
| | | | |
Title:
|
CONFINEMENT OF LIQUIDS ON SURFACES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/08/2006
|
Application #:
|
10539333
|
Filing Dt:
|
06/15/2005
|
Publication #:
|
|
Pub Dt:
|
06/15/2006
| | | | |
Title:
|
INTEGRATED ANTIFUSE STRUCTURE FOR FINFET AND CMOS DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/18/2011
|
Application #:
|
10552971
|
Filing Dt:
|
10/18/2006
|
Publication #:
|
|
Pub Dt:
|
10/18/2007
| | | | |
Title:
|
PROGRAMMABLE SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/26/2011
|
Application #:
|
10596022
|
Filing Dt:
|
05/25/2006
|
Publication #:
|
|
Pub Dt:
|
01/15/2009
| | | | |
Title:
|
CARBON NANOTUBE CONDUCTOR FOR TRENCH CAPACITORS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/03/2011
|
Application #:
|
10596569
|
Filing Dt:
|
06/16/2006
|
Publication #:
|
|
Pub Dt:
|
01/21/2010
| | | | |
Title:
|
THREE-DIMENSIONAL SILICON ON OXIDE DEVICE ISOLATION
|
|
|
Patent #:
|
|
Issue Dt:
|
06/23/2009
|
Application #:
|
10597066
|
Filing Dt:
|
07/10/2006
|
Publication #:
|
|
Pub Dt:
|
06/07/2007
| | | | |
Title:
|
METHOD OF FORMING THIN SGOI WAFERS WITH HIGH RELAXATION AND LOW STACKING FAULT DEFECT DENSITY
|
|
|
Patent #:
|
|
Issue Dt:
|
03/23/2010
|
Application #:
|
10597288
|
Filing Dt:
|
07/19/2006
|
Publication #:
|
|
Pub Dt:
|
08/13/2009
| | | | |
Title:
|
VERTICAL FIN-FET MOS DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/14/2011
|
Application #:
|
10597904
|
Filing Dt:
|
08/11/2006
|
Publication #:
|
|
Pub Dt:
|
09/18/2008
| | | | |
Title:
|
USE OF MIXED BASES TO ENHANCE PATTERNED RESIST PROFILES ON CHROME OR SENSITIVE SUBSTRATES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/05/2005
|
Application #:
|
10601401
|
Filing Dt:
|
06/23/2003
|
Publication #:
|
|
Pub Dt:
|
01/06/2005
| | | | |
Title:
|
SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/26/2004
|
Application #:
|
10602583
|
Filing Dt:
|
06/24/2003
|
Publication #:
|
|
Pub Dt:
|
07/01/2004
| | | | |
Title:
|
SEMICONDUCTOR DEVICE HAVING AN IMPROVED STRAINED SURFACE LAYER AND METHOD OF FORMING A STRAINED SURFACE LAYER IN A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/12/2006
|
Application #:
|
10604003
|
Filing Dt:
|
06/20/2003
|
Publication #:
|
|
Pub Dt:
|
01/06/2005
| | | | |
Title:
|
SUBSTRATE ENGINEERING FOR OPTIMUM CMOS DEVICE PERFORMANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/24/2004
|
Application #:
|
10604009
|
Filing Dt:
|
06/20/2003
|
Title:
|
METHOD FOR IMAGE REVERSAL OF IMPLANT RESIST USING A SINGLE PHOTOLITHOGRAPHY EXPOSURE AND STRUCTURES FORMED THEREBY
|
|
|
Patent #:
|
|
Issue Dt:
|
04/18/2006
|
Application #:
|
10604056
|
Filing Dt:
|
06/24/2003
|
Publication #:
|
|
Pub Dt:
|
12/30/2004
| | | | |
Title:
|
METHOD FOR FORMING DAMASCENE STRUCTURE UTILIZING PLANARIZING MATERIAL COUPLED WITH DIFFUSION BARRIER MATERIAL
|
|
|
Patent #:
|
|
Issue Dt:
|
03/25/2008
|
Application #:
|
10604059
|
Filing Dt:
|
06/24/2003
|
Publication #:
|
|
Pub Dt:
|
12/30/2004
| | | | |
Title:
|
METHOD OF DISPLAYING A GUARD RING WITHIN AN INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
10/30/2007
|
Application #:
|
10604063
|
Filing Dt:
|
06/24/2003
|
Publication #:
|
|
Pub Dt:
|
12/30/2004
| | | | |
Title:
|
REMOVAL OF RELATIVELY UNIMPORTANT SHAPES FROM A SET OF SHAPES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/16/2004
|
Application #:
|
10604079
|
Filing Dt:
|
06/25/2003
|
Title:
|
ELECTRON BEAM POSITION REFERENCE SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
11/29/2005
|
Application #:
|
10604081
|
Filing Dt:
|
06/25/2003
|
Publication #:
|
|
Pub Dt:
|
01/13/2005
| | | | |
Title:
|
METHOD FOR FORMING BURIED PLATE OF TRENCH CAPACITOR
|
|
|
Patent #:
|
|
Issue Dt:
|
01/31/2006
|
Application #:
|
10604086
|
Filing Dt:
|
06/25/2003
|
Publication #:
|
|
Pub Dt:
|
12/30/2004
| | | | |
Title:
|
FINFET HAVING SUPPRESSED PARASITIC DEVICE CHARACTERISTICS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/27/2006
|
Application #:
|
10604168
|
Filing Dt:
|
06/29/2003
|
Publication #:
|
|
Pub Dt:
|
12/30/2004
| | | | |
Title:
|
TIMER LOCKOUT CIRCUIT FOR SYNCHRONOUS APPLICATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/01/2005
|
Application #:
|
10604202
|
Filing Dt:
|
07/01/2003
|
Publication #:
|
|
Pub Dt:
|
01/06/2005
| | | | |
Title:
|
APPARATUS AND METHOD FOR FORMING ALIGNMENT LAYERS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/13/2005
|
Application #:
|
10604206
|
Filing Dt:
|
07/01/2003
|
Publication #:
|
|
Pub Dt:
|
01/06/2005
| | | | |
Title:
|
INTEGRATED CIRCUIT HAVING PAIRS OF PARALLEL COMPLEMENTARY FINFETS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/01/2005
|
Application #:
|
10604212
|
Filing Dt:
|
07/01/2003
|
Publication #:
|
|
Pub Dt:
|
01/20/2005
| | | | |
Title:
|
BIPOLAR TRANSISTOR SELF-ALIGNMENT WITH RAISED EXTRINSIC BASE EXTENSION AND METHODS OF FORMING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
04/10/2007
|
Application #:
|
10604278
|
Filing Dt:
|
07/08/2003
|
Publication #:
|
|
Pub Dt:
|
01/13/2005
| | | | |
Title:
|
NOBLE METAL CONTACTS FOR MICRO-ELECTROMECHANICAL SWITCHES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2007
|
Application #:
|
10604367
|
Filing Dt:
|
07/15/2003
|
Publication #:
|
|
Pub Dt:
|
01/20/2005
| | | | |
Title:
|
METHOD FOR REDUCING FOREIGN MATERIAL CONCENTRATIONS IN ETCH CHAMBERS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/11/2005
|
Application #:
|
10604375
|
Filing Dt:
|
07/15/2003
|
Publication #:
|
|
Pub Dt:
|
01/20/2005
| | | | |
Title:
|
DYNAMIC RANDOM ACCESS MEMORY WITH SMART REFRESH SCHEDULER
|
|
|
Patent #:
|
|
Issue Dt:
|
12/21/2004
|
Application #:
|
10604572
|
Filing Dt:
|
07/31/2003
|
Title:
|
ELECTRICAL DETECTION OF DICING DAMAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/15/2008
|
Application #:
|
10604583
|
Filing Dt:
|
07/31/2003
|
Publication #:
|
|
Pub Dt:
|
02/03/2005
| | | | |
Title:
|
AUTONOMIC E-MAIL PROCESSING SYSTEM AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
01/04/2005
|
Application #:
|
10604602
|
Filing Dt:
|
08/04/2003
|
Title:
|
DAMASCENE INTERCONNECT STRUCTURES INCLUDING ETCHBACK FOR LOW-K DIELECTRIC MATERIALS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/21/2004
|
Application #:
|
10604696
|
Filing Dt:
|
08/11/2003
|
Title:
|
DYNAMICALLY PATTERNED SHIELDED HIGH-Q INDUCTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
08/16/2005
|
Application #:
|
10604731
|
Filing Dt:
|
08/13/2003
|
Publication #:
|
|
Pub Dt:
|
02/17/2005
| | | | |
Title:
|
SELF-ALIGNED DRAIN/CHANNEL JUNCTION IN VERTICAL PASS TRANSISTOR DRAM CELL DESIGN FOR DEVICE SCALING
|
|
|
Patent #:
|
|
Issue Dt:
|
11/06/2007
|
Application #:
|
10604905
|
Filing Dt:
|
08/26/2003
|
Publication #:
|
|
Pub Dt:
|
03/03/2005
| | | | |
Title:
|
METHOD FOR FABRICATING A NITRIDED SILICON-OXIDE GATE DIELECTRIC
|
|
|
Patent #:
|
|
Issue Dt:
|
09/07/2004
|
Application #:
|
10604909
|
Filing Dt:
|
08/26/2003
|
Title:
|
SYSTEM AND METHOD FOR DIRECT WRITE TO DYNAMIC RANDOM ACCESS MEMORY (DRAM) USING PFET BIT-SWITCH
|
|
|
Patent #:
|
|
Issue Dt:
|
12/14/2004
|
Application #:
|
10604911
|
Filing Dt:
|
08/26/2003
|
Title:
|
METHOD AND APPARATUS FOR READ BITLINE CLAMPING FOR GAIN CELL DRAM DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/26/2005
|
Application #:
|
10605106
|
Filing Dt:
|
09/09/2003
|
Publication #:
|
|
Pub Dt:
|
03/10/2005
| | | | |
Title:
|
METHOD FOR FORMING METAL REPLACEMENT GATE OF HIGH PERFORMANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/12/2008
|
Application #:
|
10605108
|
Filing Dt:
|
09/09/2003
|
Publication #:
|
|
Pub Dt:
|
03/10/2005
| | | | |
Title:
|
METHOD FOR REDUCED N+ DIFFUSION IN STRAINED SI ON SIGE SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/23/2004
|
Application #:
|
10605110
|
Filing Dt:
|
09/09/2003
|
Title:
|
METHOD FOR SEPARATELY OPTIMIZING THIN GATE DIELECTRIC OF PMOS AND NMOS TRANSISTORS WITHIN THE SAME SEMICONDUCTOR CHIP AND DEVICE MANUFACTURED THEREBY
|
|
|
Patent #:
|
|
Issue Dt:
|
06/21/2005
|
Application #:
|
10605130
|
Filing Dt:
|
09/10/2003
|
Publication #:
|
|
Pub Dt:
|
03/10/2005
| | | | |
Title:
|
STRUCTURE AND METHOD FOR SILICIDED METAL GATE TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/14/2005
|
Application #:
|
10605134
|
Filing Dt:
|
09/10/2003
|
Publication #:
|
|
Pub Dt:
|
03/10/2005
| | | | |
Title:
|
STRUCTURE AND METHOD OF MAKING STRAINED CHANNEL CMOS TRANSISTORS HAVING LATTICE-MISMATCHED EPITAXIAL EXTENSION AND SOURCE AND DRAIN REGIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/03/2005
|
Application #:
|
10605167
|
Filing Dt:
|
09/12/2003
|
Publication #:
|
|
Pub Dt:
|
03/17/2005
| | | | |
Title:
|
MOSFET PERFORMANCE IMPROVEMENT USING DEFORMATION IN SOI STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/04/2005
|
Application #:
|
10605331
|
Filing Dt:
|
09/23/2003
|
Title:
|
METHOD FOR REDUCING LINE EDGE ROUGHNESS OF OXIDE MATERIAL USING CHEMICAL OXIDE REMOVAL
|
|
|
Patent #:
|
|
Issue Dt:
|
09/26/2006
|
Application #:
|
10605439
|
Filing Dt:
|
09/30/2003
|
Publication #:
|
|
Pub Dt:
|
03/31/2005
| | | | |
Title:
|
PRECISION POLYSILICON RESISTOR PROCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/04/2006
|
Application #:
|
10605440
|
Filing Dt:
|
09/30/2003
|
Publication #:
|
|
Pub Dt:
|
03/31/2005
| | | | |
Title:
|
ADJUSTABLE SELF-ALIGNED AIR GAP DIELECTRIC FOR LOW CAPACITANCE WIRING
|
|
|
Patent #:
|
|
Issue Dt:
|
04/05/2005
|
Application #:
|
10605444
|
Filing Dt:
|
09/30/2003
|
Publication #:
|
|
Pub Dt:
|
03/31/2005
| | | | |
Title:
|
METAL-INSULATOR-METAL CAPACITOR AND METHOD OF FABRICATION
|
|