|
|
Patent #:
|
|
Issue Dt:
|
04/22/2008
|
Application #:
|
10755875
|
Filing Dt:
|
01/13/2004
|
Publication #:
|
|
Pub Dt:
|
07/14/2005
| | | | |
Title:
|
REAL-TIME CONFIGURABLE MASKING
|
|
|
Patent #:
|
|
Issue Dt:
|
05/12/2009
|
Application #:
|
10756238
|
Filing Dt:
|
01/13/2004
|
Publication #:
|
|
Pub Dt:
|
06/02/2005
| | | | |
Title:
|
BLOCK TRANSFER FOR WLAN DEVICE CONTROL
|
|
|
Patent #:
|
|
Issue Dt:
|
04/18/2006
|
Application #:
|
10758724
|
Filing Dt:
|
01/16/2004
|
Publication #:
|
|
Pub Dt:
|
07/21/2005
| | | | |
Title:
|
LOW K AND ULTRA LOW K SICOH DIELECTRIC FILMS AND METHODS TO FORM THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
12/28/2004
|
Application #:
|
10759170
|
Filing Dt:
|
01/20/2004
|
Publication #:
|
|
Pub Dt:
|
07/29/2004
| | | | |
Title:
|
PROTECTION OF LOW-K ILD DURING DAMASCENE PROCESSING WITH THIN LINER
|
|
|
Patent #:
|
|
Issue Dt:
|
12/27/2005
|
Application #:
|
10759171
|
Filing Dt:
|
01/20/2004
|
Title:
|
METHOD OF FORMING MINIATURIZED POLYCRYSTALLINE SILICON GATE ELECTRODES USING SELECTIVE OXIDATION
|
|
|
Patent #:
|
|
Issue Dt:
|
07/04/2006
|
Application #:
|
10761009
|
Filing Dt:
|
01/20/2004
|
Title:
|
METHOD FOR FORMING A THIN, HIGH QUALITY BUFFER LAYER IN A FIELD EFFECT TRANSISTOR AND RELATED STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/31/2007
|
Application #:
|
10761374
|
Filing Dt:
|
01/22/2004
|
Title:
|
REVERSED T-SHAPED FINFET
|
|
|
Patent #:
|
|
Issue Dt:
|
08/29/2006
|
Application #:
|
10761576
|
Filing Dt:
|
01/21/2004
|
Publication #:
|
|
Pub Dt:
|
12/30/2004
| | | | |
Title:
|
METHOD OF COMPENSATING FOR ETCH RATE NON-UNIFORMITIES BY ION IMPLANTATION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/13/2007
|
Application #:
|
10763308
|
Filing Dt:
|
01/23/2004
|
Publication #:
|
|
Pub Dt:
|
09/30/2004
| | | | |
Title:
|
CMOS DEVICE INTEGRATION FOR LOW EXTERNAL RESISTANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/07/2006
|
Application #:
|
10765042
|
Filing Dt:
|
01/28/2004
|
Publication #:
|
|
Pub Dt:
|
07/28/2005
| | | | |
Title:
|
HIGH PERFORMANCE INTERPOSER FOR A CHIP PACKAGE USING DEFORMABLE BUTTON CONTACTS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/25/2005
|
Application #:
|
10766249
|
Filing Dt:
|
01/27/2004
|
Publication #:
|
|
Pub Dt:
|
09/30/2004
| | | | |
Title:
|
ELECTRONIC STRUCTURES WITH REDUCED CAPACITANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/17/2005
|
Application #:
|
10768014
|
Filing Dt:
|
02/02/2004
|
Title:
|
SYSTEM AND METHOD FOR FORMING STACKED FIN STRUCTURE USING METAL-INDUCED-CRYSTALLIZATION
|
|
|
Patent #:
|
|
Issue Dt:
|
09/25/2007
|
Application #:
|
10768073
|
Filing Dt:
|
02/02/2004
|
Title:
|
COARSE FREQUENCY ESTIMATION IN AN OFDM RECEIVER BASED ON AUTOCORRELATION OF ACCUMULATED SAMPLES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/16/2008
|
Application #:
|
10768347
|
Filing Dt:
|
01/29/2004
|
Publication #:
|
|
Pub Dt:
|
08/04/2005
| | | | |
Title:
|
ENHANCEMENT OF MAGNETIC MEDIA RECORDING PERFORMANCE USING ION IRRADIATION TO TAILOR EXCHANGE COUPLING
|
|
|
Patent #:
|
|
Issue Dt:
|
06/27/2006
|
Application #:
|
10768773
|
Filing Dt:
|
01/29/2004
|
Publication #:
|
|
Pub Dt:
|
08/04/2005
| | | | |
Title:
|
HIGH Q FACTOR INTEGRATED CIRCUIT INDUCTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
07/10/2012
|
Application #:
|
10770011
|
Filing Dt:
|
02/03/2004
|
Title:
|
DOUBLE-GATE SEMICONDUCTOR DEVICE WITH GATE CONTACTS FORMED ADJACENT SIDEWALLS OF A FIN
|
|
|
Patent #:
|
|
Issue Dt:
|
02/15/2005
|
Application #:
|
10770163
|
Filing Dt:
|
02/02/2004
|
Title:
|
SELF ALIGNED DOUBLE GATE TRANSISTOR HAVING A STRAINED CHANNEL REGION AND PROCESS THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
07/28/2009
|
Application #:
|
10770170
|
Filing Dt:
|
02/02/2004
|
Title:
|
METHOD OF EXHAUSTIVELY TESTING AN EMBEDDED ROM USING GENERATED ATPG TEST PATTERNS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/13/2005
|
Application #:
|
10770264
|
Filing Dt:
|
02/02/2004
|
Publication #:
|
|
Pub Dt:
|
08/04/2005
| | | | |
Title:
|
METHOD OF MAKING ENCAPSULATED SPACERS IN VERTICAL PASS GATE DRAM AND DAMASCENE LOGIC GATES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/16/2007
|
Application #:
|
10770629
|
Filing Dt:
|
02/02/2004
|
Title:
|
SEMICONDUCTOR COMPONENT AND METHOD OF MANUFACTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/03/2007
|
Application #:
|
10770681
|
Filing Dt:
|
02/03/2004
|
Title:
|
METHOD AND APPARATUS FOR DETECTING FAULTS USING PRINCIPAL COMPONENT ANALYSIS PARAMETER GROUPINGS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/06/2009
|
Application #:
|
10770682
|
Filing Dt:
|
02/03/2004
|
Title:
|
METHOD AND APPARATUS FOR CONTROLLING A FILM FORMATION PROCESS WITH MULTIPLE OBJECTIVES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/20/2006
|
Application #:
|
10770905
|
Filing Dt:
|
02/02/2004
|
Title:
|
REDUCTION OF LATERAL SILICIDE GROWTH IN INTEGRATED CIRCUIT TECHNOLOGY
|
|
|
Patent #:
|
|
Issue Dt:
|
03/31/2009
|
Application #:
|
10771019
|
Filing Dt:
|
02/03/2004
|
Title:
|
RECEIVE IPSEC IN-LINE PROCESSING OF MUTABLE FIELDS FOR AH ALGORITHM
|
|
|
Patent #:
|
|
Issue Dt:
|
02/15/2005
|
Application #:
|
10771824
|
Filing Dt:
|
02/03/2004
|
Title:
|
SRAM CELL WITH WELL CONTACTS AND P+ DIFFUSION CROSSING TO GROUND OR N+ DIFFUSION CROSSING TO VDD
|
|
|
Patent #:
|
|
Issue Dt:
|
03/08/2005
|
Application #:
|
10772830
|
Filing Dt:
|
02/05/2004
|
Title:
|
METHOD FOR REDUCING CRITICAL DIMENSION ATTAINABLE VIA THE USE OF AN ORGANIC CONFORMING LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
09/20/2005
|
Application #:
|
10773434
|
Filing Dt:
|
02/09/2004
|
Publication #:
|
|
Pub Dt:
|
11/18/2004
| | | | |
Title:
|
ELECTROPLATED INTERCONNECTION STRUCTURES ON INTEGRATED CIRCUIT CHIPS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/09/2008
|
Application #:
|
10774099
|
Filing Dt:
|
02/06/2004
|
Title:
|
MASK CD MEASUREMENT MONITOR OUTSIDE OF THE PELLICLE AREA
|
|
|
Patent #:
|
|
Issue Dt:
|
04/05/2005
|
Application #:
|
10774418
|
Filing Dt:
|
02/10/2004
|
Title:
|
METHOD OF TREATING INLAID COPPER FOR IMPROVED CAPPING LAYER ADHESION WITHOUT DAMAGING POROUS LOW-K MATERIALS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/20/2006
|
Application #:
|
10774773
|
Filing Dt:
|
02/09/2004
|
Publication #:
|
|
Pub Dt:
|
08/19/2004
| | | | |
Title:
|
FIN-TYPE RESISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/17/2007
|
Application #:
|
10774827
|
Filing Dt:
|
02/09/2004
|
Publication #:
|
|
Pub Dt:
|
08/11/2005
| | | | |
Title:
|
LINE MASK DEFINED ACTIVE AREAS FOR 8F2 DRAM CELLS WITH FOLDED BIT LINES AND DEEP TRENCH PATTERNS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/05/2007
|
Application #:
|
10775440
|
Filing Dt:
|
02/10/2004
|
Publication #:
|
|
Pub Dt:
|
09/02/2004
| | | | |
Title:
|
LOW K-GATE SPACERS BY FLUORINE IMPLANTATION
|
|
|
Patent #:
|
|
Issue Dt:
|
02/27/2007
|
Application #:
|
10775514
|
Filing Dt:
|
02/10/2004
|
Publication #:
|
|
Pub Dt:
|
08/19/2004
| | | | |
Title:
|
EPITAXIAL AND POLYCRYSTALLINE GROWTH OF SI1-X-YGEXCY AND SI1-YCY ALLOY LAYERS ON SI BY UHV-CVD
|
|
|
Patent #:
|
|
Issue Dt:
|
05/01/2007
|
Application #:
|
10775854
|
Filing Dt:
|
02/10/2004
|
Publication #:
|
|
Pub Dt:
|
08/11/2005
| | | | |
Title:
|
CIRCUIT BOARD INTEGRATED OPTICAL COUPLING ELEMENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/20/2005
|
Application #:
|
10776737
|
Filing Dt:
|
02/10/2004
|
Publication #:
|
|
Pub Dt:
|
08/11/2005
| | | | |
Title:
|
INTEGRATED CIRCUIT REDISTRIBUTION PACKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/11/2007
|
Application #:
|
10776901
|
Filing Dt:
|
02/10/2004
|
Publication #:
|
|
Pub Dt:
|
08/11/2005
| | | | |
Title:
|
LITHOGRAPHIC PROCESS WINDOW OPTIMIZATION UNDER COMPLEX CONSTRAINTS ON EDGE PLACEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
11/09/2010
|
Application #:
|
10777576
|
Filing Dt:
|
02/12/2004
|
Publication #:
|
|
Pub Dt:
|
08/18/2005
| | | | |
Title:
|
VERTICAL CARBON NANOTUBE FIELD EFFECT TRANSISTORS AND ARRAYS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/25/2006
|
Application #:
|
10777952
|
Filing Dt:
|
02/12/2004
|
Publication #:
|
|
Pub Dt:
|
08/18/2005
| | | | |
Title:
|
METHOD AND CIRCUIT FOR INCREASED NOISE IMMUNITY FOR CLOCKING SIGNALS IN HIGH SPEED DIGITAL SYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/05/2006
|
Application #:
|
10780393
|
Filing Dt:
|
02/17/2004
|
Publication #:
|
|
Pub Dt:
|
08/19/2004
| | | | |
Title:
|
DUAL DOUBLE GATE TRANSISTOR AND METHOD FOR FORMING
|
|
|
Patent #:
|
|
Issue Dt:
|
08/08/2006
|
Application #:
|
10780554
|
Filing Dt:
|
02/19/2004
|
Publication #:
|
|
Pub Dt:
|
08/25/2005
| | | | |
Title:
|
STRUCTURES AND METHODS FOR INTERGRATION OF ULTRALOW-K DIELECTRICS WITH IMPROVED RELIABILITY
|
|
|
Patent #:
|
|
Issue Dt:
|
01/22/2008
|
Application #:
|
10782811
|
Filing Dt:
|
02/23/2004
|
Publication #:
|
|
Pub Dt:
|
08/25/2005
| | | | |
Title:
|
METHOD AND STRUCTURE TO ISOLATE A QUBIT FROM THE ENVIRONMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
08/09/2005
|
Application #:
|
10782874
|
Filing Dt:
|
02/23/2004
|
Title:
|
METHOD OF FORMING A CONTACT IN A SEMICONDUCTOR DEVICE WITH FORMATION OF SILICIDE PRIOR TO PLASMA TREATMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
05/09/2006
|
Application #:
|
10784593
|
Filing Dt:
|
02/23/2004
|
Publication #:
|
|
Pub Dt:
|
08/26/2004
| | | | |
Title:
|
METHOD FOR FABRICATING CRYSTALLINE-DIELECTRIC THIN FILMS AND DEVICES FORMED USING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
11/21/2006
|
Application #:
|
10785894
|
Filing Dt:
|
02/24/2004
|
Publication #:
|
|
Pub Dt:
|
08/25/2005
| | | | |
Title:
|
STRUCTURE FOR AND METHOD OF FABRICATING A HIGH-SPEED CMOS-COMPATIBLE GE-ON-INSULATOR PHOTODETECTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
05/20/2008
|
Application #:
|
10787002
|
Filing Dt:
|
02/25/2004
|
Publication #:
|
|
Pub Dt:
|
08/25/2005
| | | | |
Title:
|
ULTRA-THIN SOI VERTICAL BIPOLAR TRANSISTORS WITH AN INVERSION COLLECTOR ON THIN-BURIED OXIDE (BOX) FOR LOW SUBSTRATE-BIAS OPERATION AND METHODS THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
09/27/2005
|
Application #:
|
10787471
|
Filing Dt:
|
02/26/2004
|
Publication #:
|
|
Pub Dt:
|
08/26/2004
| | | | |
Title:
|
MODULE WITH ADHESIVELY ATTACHED HEAT SINK
|
|
|
Patent #:
|
|
Issue Dt:
|
05/23/2006
|
Application #:
|
10787478
|
Filing Dt:
|
02/26/2004
|
Publication #:
|
|
Pub Dt:
|
09/01/2005
| | | | |
Title:
|
METHOD AND APPARATUS FOR IMPLEMENTING SILICON WAFER CHIP CARRIER PASSIVE DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/01/2006
|
Application #:
|
10787488
|
Filing Dt:
|
02/26/2004
|
Publication #:
|
|
Pub Dt:
|
09/01/2005
| | | | |
Title:
|
INTEGRATED CIRCUIT LOGIC WITH SELF COMPENSATING BLOCK DELAYS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/14/2006
|
Application #:
|
10787640
|
Filing Dt:
|
02/26/2004
|
Publication #:
|
|
Pub Dt:
|
09/01/2005
| | | | |
Title:
|
INTEGRATED CIRCUIT CHIP UTILIZING CARBON NANOTUBE COMPOSITE INTERCONNECTION VIAS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/19/2006
|
Application #:
|
10787738
|
Filing Dt:
|
02/25/2004
|
Publication #:
|
|
Pub Dt:
|
12/16/2004
| | | | |
Title:
|
METHOD OF FABRICATING A SHIFTABLE MAGNETIC SHIFT REGISTER
|
|
|
Patent #:
|
|
Issue Dt:
|
10/18/2005
|
Application #:
|
10788190
|
Filing Dt:
|
02/25/2004
|
Publication #:
|
|
Pub Dt:
|
08/25/2005
| | | | |
Title:
|
METHOD OF FABRICATING DATA TRACKS FOR USE IN A MAGNETIC SHIFT REGISTER MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/20/2006
|
Application #:
|
10790296
|
Filing Dt:
|
03/01/2004
|
Publication #:
|
|
Pub Dt:
|
09/01/2005
| | | | |
Title:
|
MULTI-LAYER OVERLAY MEASUREMENT AND CORRECTION TECHNIQUE FOR IC MANUFACTURING
|
|
|
Patent #:
|
|
Issue Dt:
|
06/06/2006
|
Application #:
|
10790366
|
Filing Dt:
|
03/01/2004
|
Title:
|
SHALLOW TRENCH ISOLATION POLISH STOP LAYER FOR REDUCED TOPOGRAPHY
|
|
|
Patent #:
|
|
Issue Dt:
|
10/17/2006
|
Application #:
|
10790567
|
Filing Dt:
|
03/01/2004
|
Title:
|
PATTERNING WITH RIGID ORGANIC UNDER-LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
06/02/2009
|
Application #:
|
10790590
|
Filing Dt:
|
03/01/2004
|
Title:
|
SYSTEM AND METHOD FOR DESIGNING AN INTEGRATED CIRCUIT DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/21/2005
|
Application #:
|
10790673
|
Filing Dt:
|
03/03/2004
|
Publication #:
|
|
Pub Dt:
|
08/26/2004
| | | | |
Title:
|
PROMOTING ADHESION BETWEEN A POLYMER AND A METALLIC SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/24/2009
|
Application #:
|
10790852
|
Filing Dt:
|
03/02/2004
|
Publication #:
|
|
Pub Dt:
|
02/03/2005
| | | | |
Title:
|
FIELD EFFECT TRANSISTOR HAVING A DOPED GATE ELECTRODE WITH REDUCED GATE DEPLETION AND METHOD OF FORMING THE TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
04/04/2006
|
Application #:
|
10791094
|
Filing Dt:
|
03/01/2004
|
Title:
|
TRENCHES TO REDUCE LATERAL SILICIDE GROWTH IN INTEGRATED CIRCUIT TECHNOLOGY
|
|
|
Patent #:
|
|
Issue Dt:
|
11/14/2006
|
Application #:
|
10791130
|
Filing Dt:
|
03/01/2004
|
Title:
|
TEST STRUCTURE AND METHOD FOR FAILURE ANALYSIS OF SMALL CONTACTS IN INTEGRATED CIRCUIT TECHNOLOGY DEVELOPMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
10/02/2007
|
Application #:
|
10791259
|
Filing Dt:
|
03/02/2004
|
Title:
|
LITHOGRAPHY MASK UTILIZING ASYMMETRIC LIGHT SOURCE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/20/2005
|
Application #:
|
10791263
|
Filing Dt:
|
03/02/2004
|
Title:
|
LITHOGRAPHY METHOD AND SYSTEM WITH ADJUSTABLE REFLECTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
08/15/2006
|
Application #:
|
10791759
|
Filing Dt:
|
03/04/2004
|
Publication #:
|
|
Pub Dt:
|
09/08/2005
| | | | |
Title:
|
METHOD OF REDUCING STI DIVOT FORMATION DURING SEMICONDUCTOR DEVICE FABRICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
07/04/2006
|
Application #:
|
10791904
|
Filing Dt:
|
03/04/2004
|
Title:
|
COMPOSITE TANTALUM CAPPED INLAID COPPER WITH REDUCED ELECTROMIGRATION AND REDUCED STRESS MIGRATION
|
|
|
Patent #:
|
|
Issue Dt:
|
05/24/2011
|
Application #:
|
10791914
|
Filing Dt:
|
03/03/2004
|
Title:
|
METHOD OF GENERATING PACKETS WITHOUT REPETITION IN VERIFICATION OF A DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/05/2005
|
Application #:
|
10796731
|
Filing Dt:
|
03/09/2004
|
Publication #:
|
|
Pub Dt:
|
09/02/2004
| | | | |
Title:
|
DOPING METHODS FOR FULLY-DEPLETED SOI STRUCTURES, AND DEVICE COMPRISING THE RESULTING DOPED REGIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/08/2006
|
Application #:
|
10796805
|
Filing Dt:
|
03/09/2004
|
Publication #:
|
|
Pub Dt:
|
09/15/2005
| | | | |
Title:
|
THRESHOLD VOLTAGE ROLL-OFF COMPENSATION USING BACK-GATED MOSFET DEVICES FOR SYSTEM HIGH-PERFORMANCE AND LOW STANDBY POWER
|
|
|
Patent #:
|
|
Issue Dt:
|
07/05/2005
|
Application #:
|
10797878
|
Filing Dt:
|
03/10/2004
|
Publication #:
|
|
Pub Dt:
|
10/14/2004
| | | | |
Title:
|
METHOD, SYSTEM AND PROGRAM PRODUCTS FOR OPERATIONALLY MIGRATING A CLUSTER THROUGH EMULATION
|
|
|
Patent #:
|
|
Issue Dt:
|
01/24/2006
|
Application #:
|
10798907
|
Filing Dt:
|
03/11/2004
|
Publication #:
|
|
Pub Dt:
|
09/15/2005
| | | | |
Title:
|
METHOD OF FORMING FINFET GATES WITHOUT LONG ETCHES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/14/2008
|
Application #:
|
10799282
|
Filing Dt:
|
03/13/2004
|
Publication #:
|
|
Pub Dt:
|
09/15/2005
| | | | |
Title:
|
METHOD FOR FABRICATING DUAL DAMASCENE STRUCTURES USING PHOTO-IMPRINT LITHOGRAPHY, METHODS FOR FABRICATING IMPRINT LITHOGRAPHY MOLDS FOR DUAL DAMASCENE STRUCTURES, MATERIALS FOR IMPRINTABLE DIELECTRICS AND EQUIPMENT FOR PHOTO-IMPRINT LITHOGRAPHY USED IN DUAL DAMASCE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/04/2006
|
Application #:
|
10799380
|
Filing Dt:
|
03/12/2004
|
Publication #:
|
|
Pub Dt:
|
05/05/2005
| | | | |
Title:
|
CMOS ON HYBRID SUBSTRATE WITH DIFFERENT CRYSTAL ORIENTATIONS USING SILICON-TO-SILICON DIRECT WAFER BONDING
|
|
|
Patent #:
|
|
Issue Dt:
|
08/22/2006
|
Application #:
|
10801766
|
Filing Dt:
|
03/16/2004
|
Publication #:
|
|
Pub Dt:
|
01/13/2005
| | | | |
Title:
|
HYDRAZINE-FREE SOLUTION DEPOSITION OF CHALCOGENIDE FILMS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/03/2006
|
Application #:
|
10803852
|
Filing Dt:
|
03/18/2004
|
Title:
|
METHOD OF ULTRA-LOW ENERGY ION IMPLANTATION TO FORM ALLOY LAYERS IN COPPER
|
|
|
Patent #:
|
|
Issue Dt:
|
08/01/2006
|
Application #:
|
10804308
|
Filing Dt:
|
03/19/2004
|
Title:
|
LOCATION-BASED REMINDERS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/18/2006
|
Application #:
|
10804553
|
Filing Dt:
|
03/19/2004
|
Publication #:
|
|
Pub Dt:
|
09/22/2005
| | | | |
Title:
|
METHOD FOR FABRICATING A SELF-ALIGNED NANOCOLUMNAR AIRBRIDGE AND STRUCTURE PRODUCED THEREBY
|
|
|
Patent #:
|
|
Issue Dt:
|
04/25/2006
|
Application #:
|
10806117
|
Filing Dt:
|
03/23/2004
|
Publication #:
|
|
Pub Dt:
|
09/09/2004
| | | | |
Title:
|
ENGINEERED METAL GATE ELECTRODE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/09/2010
|
Application #:
|
10809229
|
Filing Dt:
|
03/25/2004
|
Publication #:
|
|
Pub Dt:
|
09/29/2005
| | | | |
Title:
|
FOUR LAYER ARCHITECTURE FOR NETWORK DEVICE DRIVERS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/04/2005
|
Application #:
|
10811860
|
Filing Dt:
|
03/30/2004
|
Publication #:
|
|
Pub Dt:
|
10/13/2005
| | | | |
Title:
|
CU INTERCONNECTS WITH COMPOSITE BARRIER LAYERS FOR WAFER-TO-WAFER UNIFORMITY
|
|
|
Patent #:
|
|
Issue Dt:
|
10/30/2007
|
Application #:
|
10813351
|
Filing Dt:
|
03/30/2004
|
Publication #:
|
|
Pub Dt:
|
10/06/2005
| | | | |
Title:
|
SELECTIVE SHIELD/MATERIAL FLOW MECHANISM
|
|
|
Patent #:
|
|
Issue Dt:
|
06/12/2007
|
Application #:
|
10813519
|
Filing Dt:
|
03/30/2004
|
Publication #:
|
|
Pub Dt:
|
10/27/2005
| | | | |
Title:
|
METHOD FOR A VOIDING ALIASED TOKENS DURING ABNORMAL COMMUNICATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/28/2013
|
Application #:
|
10814482
|
Filing Dt:
|
03/31/2004
|
Publication #:
|
|
Pub Dt:
|
10/13/2005
| | | | |
Title:
|
METHOD FOR FABRICATING STRAINED SILICON-ON-INSULATOR STRUCTURES AND STRAINED SILICON-ON INSULATOR STRUCTURES FORMED THEREBY
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/2008
|
Application #:
|
10816150
|
Filing Dt:
|
04/01/2004
|
Publication #:
|
|
Pub Dt:
|
10/06/2005
| | | | |
Title:
|
SYSTEM AND METHOD FOR AUTOMATIC SELECTION OF TRANSMISSION LINE MACROMODELS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/02/2010
|
Application #:
|
10816661
|
Filing Dt:
|
04/02/2004
|
Title:
|
METHODS AND APPARATUS FOR PASSING INITIALIZATION VECTOR INFORMATION FROM SOFTWARE TO HARDWARE TO PERFORM IPSEC ENCRYPTION OPERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
11/13/2007
|
Application #:
|
10816682
|
Filing Dt:
|
04/02/2004
|
Publication #:
|
|
Pub Dt:
|
06/23/2005
| | | | |
Title:
|
WLAN HEADER DETECTION IN ANALOG RADIO FRONT END
|
|
|
Patent #:
|
|
Issue Dt:
|
09/11/2007
|
Application #:
|
10816764
|
Filing Dt:
|
04/02/2004
|
Publication #:
|
|
Pub Dt:
|
10/13/2005
| | | | |
Title:
|
SYSTEM AND METHOD FOR INTEGRATED CIRCUIT DEVICE DESIGN AND MANUFACTURE USING OPTICAL RULE CHECKING TO SCREEN RESOLUTION ENHANCEMENT TECHNIQUES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/25/2007
|
Application #:
|
10816876
|
Filing Dt:
|
04/05/2004
|
Title:
|
AUTOCORRELATION THRESHOLD GENERATION BASED ON MEDIAN FILTERING FOR SYMBOL BOUNDARY DETECTION IN AN OFDM RECEIVER
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2007
|
Application #:
|
10817132
|
Filing Dt:
|
04/02/2004
|
Title:
|
SYSTEM AND METHOD FOR DESIGN RULE CREATION AND SELECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
01/16/2007
|
Application #:
|
10817572
|
Filing Dt:
|
04/02/2004
|
Publication #:
|
|
Pub Dt:
|
06/02/2005
| | | | |
Title:
|
BUFFER SHARING IN HOST CONTROLLER
|
|
|
Patent #:
|
|
Issue Dt:
|
04/08/2008
|
Application #:
|
10817811
|
Filing Dt:
|
04/06/2004
|
Title:
|
OFDM RECEIVER HAVING ADAPTIVE CHANNEL ESTIMATOR FOR CORRECTING CHANNEL FADING BASED ON ACCUMULATED PSEUDO POWER VALUES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/24/2009
|
Application #:
|
10818155
|
Filing Dt:
|
04/05/2004
|
Title:
|
DISPOSABLE SPACER PROCESS FOR FIELD EFFECT TRANSISTOR FABRICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
07/15/2008
|
Application #:
|
10818567
|
Filing Dt:
|
04/06/2004
|
Publication #:
|
|
Pub Dt:
|
10/20/2005
| | | | |
Title:
|
METHOD AND SYSTEM FOR THE COMPRESSION OF PROBABILITY TABLES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/30/2005
|
Application #:
|
10818981
|
Filing Dt:
|
04/05/2004
|
Title:
|
SEMICONDUCTOR COMPONENT AND METHOD OF MANUFACTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/28/2006
|
Application #:
|
10819441
|
Filing Dt:
|
04/07/2004
|
Publication #:
|
|
Pub Dt:
|
10/13/2005
| | | | |
Title:
|
SEMICONDUCTOR ON INSULATOR SUBSTRATE AND DEVICES FORMED THEREFROM
|
|
|
Patent #:
|
|
Issue Dt:
|
05/13/2008
|
Application #:
|
10819451
|
Filing Dt:
|
04/07/2004
|
Title:
|
METHOD AND APPARATUS FOR FILTERING MEMORY WRITE SNOOP ACTIVITY IN A DISTRIBUTED SHARED MEMORY COMPUTER
|
|
|
Patent #:
|
|
Issue Dt:
|
04/08/2008
|
Application #:
|
10821044
|
Filing Dt:
|
04/08/2004
|
Publication #:
|
|
Pub Dt:
|
10/13/2005
| | | | |
Title:
|
APPARATUS, METHOD, AND COMPUTER PROGRAM PRODUCT FOR MONITORING AND CONTROLLING A MICROCOMPUTER USING A SINGLE EXISTING PIN
|
|
|
Patent #:
|
|
Issue Dt:
|
07/11/2006
|
Application #:
|
10824289
|
Filing Dt:
|
04/14/2004
|
Publication #:
|
|
Pub Dt:
|
09/30/2004
| | | | |
Title:
|
METHOD OF CREATING HIGH-QUALITY RELAXED SIGE-ON-INSULATOR FOR STRAINED SI CMOS APPLICATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/05/2006
|
Application #:
|
10827064
|
Filing Dt:
|
04/19/2004
|
Publication #:
|
|
Pub Dt:
|
10/07/2004
| | | | |
Title:
|
METHOD AND STRUCTURE FOR REDUCTION OF CONTACT RESISTANCE OF METAL SILICIDES USING A METAL-GERMANIUM ALLOY
|
|
|
Patent #:
|
|
Issue Dt:
|
01/09/2007
|
Application #:
|
10827230
|
Filing Dt:
|
04/20/2004
|
Publication #:
|
|
Pub Dt:
|
10/20/2005
| | | | |
Title:
|
METHOD AND STRUCTURE FOR VARIABLE PITCH MICROWAVE PROBE ASSEMBLY
|
|
|
Patent #:
|
|
Issue Dt:
|
04/25/2006
|
Application #:
|
10827432
|
Filing Dt:
|
04/20/2004
|
Title:
|
CMOS devices with balanced drive currents based on SiGe
|
|
|
Patent #:
|
|
Issue Dt:
|
09/05/2006
|
Application #:
|
10827693
|
Filing Dt:
|
04/19/2004
|
Publication #:
|
|
Pub Dt:
|
10/20/2005
| | | | |
Title:
|
STRUCTURE TO IMPROVE ADHESION BETWEEN TOP CVD LOW-K DIELECTIRIC AND DIELECTRIC CAPPING LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
02/24/2009
|
Application #:
|
10828784
|
Filing Dt:
|
04/21/2004
|
Publication #:
|
|
Pub Dt:
|
10/27/2005
| | | | |
Title:
|
STORAGE DEVICE ENCLOSURE
|
|