|
|
Patent #:
|
|
Issue Dt:
|
03/16/2010
|
Application #:
|
11128389
|
Filing Dt:
|
05/13/2005
|
Title:
|
SYSTEM AND METHOD FOR IMPROVING OXIDE-NITRIDE-OXIDE (ONO) COUPLING IN A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/08/2008
|
Application #:
|
11129784
|
Filing Dt:
|
05/16/2005
|
Publication #:
|
|
Pub Dt:
|
01/12/2006
| | | | |
Title:
|
GENIE: A METHOD FOR CLASSIFICATION AND GRAPHICAL DISPLAY OF NEGATIVE SLACK TIMING TEST FAILURES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/04/2007
|
Application #:
|
11129785
|
Filing Dt:
|
05/16/2005
|
Publication #:
|
|
Pub Dt:
|
01/19/2006
| | | | |
Title:
|
NEGATIVE SLACK RECOVERABILITY FACTOR - A NET WEIGHT TO ENHANCE TIMING CLOSURE BEHAVIOR
|
|
|
Patent #:
|
|
Issue Dt:
|
05/13/2008
|
Application #:
|
11130078
|
Filing Dt:
|
05/16/2005
|
Publication #:
|
|
Pub Dt:
|
11/16/2006
| | | | |
Title:
|
PROCESS FOR PREPARING ELECTRONICS STRUCTURES USING A SACRIFICIAL MULTILAYER HARDMASK SCHEME
|
|
|
Patent #:
|
|
Issue Dt:
|
11/20/2007
|
Application #:
|
11130459
|
Filing Dt:
|
05/16/2005
|
Title:
|
METHOD AND APPARATUS FOR FAST DISTURBANCE DETECTION AND CLASSIFICIATION
|
|
|
Patent #:
|
|
Issue Dt:
|
04/03/2007
|
Application #:
|
11131534
|
Filing Dt:
|
05/18/2005
|
Publication #:
|
|
Pub Dt:
|
11/23/2006
| | | | |
Title:
|
CIRCUITS AND METHODS FOR IMPLEMENTING POWER AMPLIFIERS FOR MILLIMETER WAVE APPLICATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/12/2007
|
Application #:
|
11135227
|
Filing Dt:
|
05/23/2005
|
Publication #:
|
|
Pub Dt:
|
12/07/2006
| | | | |
Title:
|
VERTICAL FET WITH NANOWIRE CHANNELS AND A SILICIDED BOTTOM CONTACT
|
|
|
Patent #:
|
|
Issue Dt:
|
01/30/2007
|
Application #:
|
11135711
|
Filing Dt:
|
05/23/2005
|
Title:
|
SEMICONDUCTOR DEVICES AND METHODS FOR FORMING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2007
|
Application #:
|
11135720
|
Filing Dt:
|
05/24/2005
|
Publication #:
|
|
Pub Dt:
|
04/13/2006
| | | | |
Title:
|
CHIP BOND LAYOUT FOR CHIP CARRIER FOR FLIP CHIP APPLICATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/28/2009
|
Application #:
|
11135739
|
Filing Dt:
|
05/24/2005
|
Publication #:
|
|
Pub Dt:
|
11/30/2006
| | | | |
Title:
|
METHODS FOR RECONSTRUCTING DATA FROM SIMULATION MODELS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/25/2007
|
Application #:
|
11136256
|
Filing Dt:
|
05/24/2005
|
Publication #:
|
|
Pub Dt:
|
11/30/2006
| | | | |
Title:
|
SYSTEMS, METHODS, AND MEDIA FOR BLOCK-BASED ASSERTION GENERATION, QUALIFICATION AND ANALYSIS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/25/2008
|
Application #:
|
11136872
|
Filing Dt:
|
05/25/2005
|
Publication #:
|
|
Pub Dt:
|
11/30/2006
| | | | |
Title:
|
METHOD FOR AN EQUALIZER COMPUTATION IN A MEDIA SYSTEM USING A DATA SET SEPARATOR SEQUENCE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/26/2008
|
Application #:
|
11137245
|
Filing Dt:
|
05/25/2005
|
Publication #:
|
|
Pub Dt:
|
11/30/2006
| | | | |
Title:
|
CROSSTALK REDUCTION IN ELECTRICAL INTERCONNECTS USING DIFFERENTIAL SIGNALING
|
|
|
Patent #:
|
|
Issue Dt:
|
07/29/2008
|
Application #:
|
11138797
|
Filing Dt:
|
05/26/2005
|
Publication #:
|
|
Pub Dt:
|
05/18/2006
| | | | |
Title:
|
DEVICE COMPRISING DOPED NANO-COMPONENT AND METHOD OF FORMING THE DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/17/2009
|
Application #:
|
11138835
|
Filing Dt:
|
05/26/2005
|
Publication #:
|
|
Pub Dt:
|
11/30/2006
| | | | |
Title:
|
METHOD FOR ISOLATING PROBLEM NETWORKS WITHIN AN INTEGRATED CIRCUIT DESIGN
|
|
|
Patent #:
|
|
Issue Dt:
|
08/14/2007
|
Application #:
|
11140780
|
Filing Dt:
|
05/31/2005
|
Publication #:
|
|
Pub Dt:
|
11/30/2006
| | | | |
Title:
|
MEMORY DEVICE AND METHOD OF MANUFACTURING THE DEVICE BY SIMULTANEOUSLY CONDITIONING TRANSITION METAL OXIDE LAYERS IN A PLURALITY OF MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/12/2007
|
Application #:
|
11140803
|
Filing Dt:
|
05/31/2005
|
Title:
|
SERIAL INTERFACE HAVING A READ TEMPERATURE COMMAND
|
|
|
Patent #:
|
|
Issue Dt:
|
05/12/2009
|
Application #:
|
11142248
|
Filing Dt:
|
06/02/2005
|
Publication #:
|
|
Pub Dt:
|
12/07/2006
| | | | |
Title:
|
SEMICONDUCTOR DEVICE INCLUDING BACK-GATED TRANSISTORS AND METHOD OF FABRICATING THE DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/07/2008
|
Application #:
|
11146441
|
Filing Dt:
|
06/06/2005
|
Publication #:
|
|
Pub Dt:
|
12/07/2006
| | | | |
Title:
|
APPARATUS AND METHOD FOR FAR END NOISE REDUCTION USING CAPACITIVE CANCELLATION BY OFFSET WIRING
|
|
|
Patent #:
|
|
Issue Dt:
|
10/16/2007
|
Application #:
|
11146495
|
Filing Dt:
|
06/06/2005
|
Publication #:
|
|
Pub Dt:
|
12/07/2006
| | | | |
Title:
|
PLANAR ARRAY CONTACT MEMORY CARDS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/17/2008
|
Application #:
|
11146863
|
Filing Dt:
|
06/07/2005
|
Publication #:
|
|
Pub Dt:
|
12/07/2006
| | | | |
Title:
|
MICROPROCESSOR INCLUDING A CONFIGURABLE TRANSLATION LOOKASIDE BUFFER
|
|
|
Patent #:
|
|
Issue Dt:
|
04/17/2007
|
Application #:
|
11147003
|
Filing Dt:
|
06/07/2005
|
Title:
|
HYSTERISIS MANAGEMENT FOR DELAY LINE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/29/2010
|
Application #:
|
11147383
|
Filing Dt:
|
06/08/2005
|
Publication #:
|
|
Pub Dt:
|
12/14/2006
| | | | |
Title:
|
RAISED SOURCE AND DRAIN PROCESS WITH DISPOSABLE SPACERS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/30/2007
|
Application #:
|
11148092
|
Filing Dt:
|
06/08/2005
|
Title:
|
AUTOMATED INTEGRATED CIRCUIT DEVICE MANUFACTURING FACILITY USING DISTRIBUTED CONTROL
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2007
|
Application #:
|
11148737
|
Filing Dt:
|
06/09/2005
|
Publication #:
|
|
Pub Dt:
|
12/15/2005
| | | | |
Title:
|
SEMICONDUCTOR DEVICE WITH A HIGH THERMAL DISSIPATION EFFICIENCY
|
|
|
Patent #:
|
|
Issue Dt:
|
05/22/2007
|
Application #:
|
11150188
|
Filing Dt:
|
06/13/2005
|
Publication #:
|
|
Pub Dt:
|
12/14/2006
| | | | |
Title:
|
METHOD AND STRUCTURE FOR HIGH PERFORMANCE PHASE CHANGE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
06/02/2009
|
Application #:
|
11150565
|
Filing Dt:
|
06/10/2005
|
Publication #:
|
|
Pub Dt:
|
12/15/2005
| | | | |
Title:
|
ANTIREFLECTIVE FILM-FORMING COMPOSITION, METHOD FOR MANUFACTURING THE SAME, AND ANTIREFLECTIVE FILM AND PATTERN FORMATION METHOD USING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
12/19/2006
|
Application #:
|
11151007
|
Filing Dt:
|
06/14/2005
|
Publication #:
|
|
Pub Dt:
|
10/27/2005
| | | | |
Title:
|
MEMORY DEVICE AND METHOD OF MAKING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
09/11/2007
|
Application #:
|
11151317
|
Filing Dt:
|
06/14/2005
|
Title:
|
PCI-X ERROR CORRECTING CODE (ECC) PIN SHARING CONFIGURATION
|
|
|
Patent #:
|
|
Issue Dt:
|
02/02/2010
|
Application #:
|
11151318
|
Filing Dt:
|
06/14/2005
|
Title:
|
CONTROL OF PCI MEMORY READ BEHAVIOR USING MEMORY READ ALIAS AND MEMORY COMMAND REISSUE BITS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/02/2007
|
Application #:
|
11151470
|
Filing Dt:
|
06/13/2005
|
Publication #:
|
|
Pub Dt:
|
10/13/2005
| | | | |
Title:
|
MAGNETIC TUNNEL JUNCTIONS WITH IMPROVED TUNNELING MAGNETO-RESISTANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/24/2008
|
Application #:
|
11151480
|
Filing Dt:
|
06/13/2005
|
Publication #:
|
|
Pub Dt:
|
10/27/2005
| | | | |
Title:
|
LITHOGRAPHY TOOL IMAGE QUALITY EVALUATING AND CORRECTING
|
|
|
Patent #:
|
|
Issue Dt:
|
08/26/2008
|
Application #:
|
11151550
|
Filing Dt:
|
06/14/2005
|
Title:
|
STRAINED-SILICON DEVICE WITH DIFFERENT SILICON THICKNESSES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/08/2008
|
Application #:
|
11151830
|
Filing Dt:
|
06/14/2005
|
Publication #:
|
|
Pub Dt:
|
12/14/2006
| | | | |
Title:
|
COMPLIANT THERMAL INTERFACE STRUCTURE UTILIZING SPRING ELEMENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/05/2008
|
Application #:
|
11151843
|
Filing Dt:
|
06/14/2005
|
Publication #:
|
|
Pub Dt:
|
12/14/2006
| | | | |
Title:
|
COMPLIANT THERMAL INTERFACE STRUCTURE UTILIZING SPRING ELEMENTS WITH FINS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/22/2008
|
Application #:
|
11151905
|
Filing Dt:
|
06/14/2005
|
Publication #:
|
|
Pub Dt:
|
12/14/2006
| | | | |
Title:
|
COOLING STRUCTURE USING RIGID MOVABLE ELEMENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/17/2008
|
Application #:
|
11152750
|
Filing Dt:
|
06/14/2005
|
Publication #:
|
|
Pub Dt:
|
12/14/2006
| | | | |
Title:
|
REPROGRAMMABLE FUSE STRUCTURE AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
12/11/2007
|
Application #:
|
11153047
|
Filing Dt:
|
06/15/2005
|
Publication #:
|
|
Pub Dt:
|
12/21/2006
| | | | |
Title:
|
CAPACITANCE MODELING
|
|
|
Patent #:
|
|
Issue Dt:
|
02/12/2008
|
Application #:
|
11153570
|
Filing Dt:
|
06/13/2005
|
Publication #:
|
|
Pub Dt:
|
10/20/2005
| | | | |
Title:
|
SYSTEM AND METHOD FOR REMOTE OPTICAL DIGITAL NETWORKING OF COMPUTING DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/17/2010
|
Application #:
|
11154794
|
Filing Dt:
|
06/15/2005
|
Publication #:
|
|
Pub Dt:
|
11/10/2005
| | | | |
Title:
|
UNDERFILLING WITH ACID-CLEAVABLE ACETAL AND KETAL EPOXY OLIGOMERS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/23/2008
|
Application #:
|
11154905
|
Filing Dt:
|
06/16/2005
|
Publication #:
|
|
Pub Dt:
|
01/04/2007
| | | | |
Title:
|
METHOD AND APPARATUS TO SIMULATE AND VERIFY SIGNAL GLITCHING
|
|
|
Patent #:
|
|
Issue Dt:
|
10/21/2008
|
Application #:
|
11155030
|
Filing Dt:
|
06/16/2005
|
Publication #:
|
|
Pub Dt:
|
12/21/2006
| | | | |
Title:
|
COPLANAR SILICON-ON-INSULATOR (SOI) REGIONS OF DIFFERENT CRYSTAL ORIENTATIONS AND METHODS OF MAKING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
06/24/2008
|
Application #:
|
11157090
|
Filing Dt:
|
06/20/2005
|
Publication #:
|
|
Pub Dt:
|
12/21/2006
| | | | |
Title:
|
METHOD AND APPARATUS OF CAPACITY LEARNING FOR COMPUTER SYSTEMS AND APPLICATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/04/2009
|
Application #:
|
11158726
|
Filing Dt:
|
06/22/2005
|
Publication #:
|
|
Pub Dt:
|
10/27/2005
| | | | |
Title:
|
HIGH SPEED LATERAL HETEROJUNCTION MISFETS REALIZED BY 2-DIMENSIONAL BANDGAP ENGINEERING AND METHODS THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
10/17/2006
|
Application #:
|
11160054
|
Filing Dt:
|
06/07/2005
|
Title:
|
SENSE AMPLIFIER INCLUDING MULTIPLE CONDUCTION STATE FIELD EFFECT TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
03/26/2013
|
Application #:
|
11160055
|
Filing Dt:
|
06/07/2005
|
Publication #:
|
|
Pub Dt:
|
12/07/2006
| | | | |
Title:
|
FIELD EFFECT TRANSISTOR HAVING MULTIPLE CONDUCTION STATES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/24/2008
|
Application #:
|
11160151
|
Filing Dt:
|
06/10/2005
|
Publication #:
|
|
Pub Dt:
|
12/14/2006
| | | | |
Title:
|
SECURE ELECTRICALLY PROGRAMMABLE FUSE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/10/2008
|
Application #:
|
11160156
|
Filing Dt:
|
06/10/2005
|
Publication #:
|
|
Pub Dt:
|
12/28/2006
| | | | |
Title:
|
IMMERSION LITHOGRAPHY WITH EQUALIZED PRESSURE ON AT LEAST PROJECTION OPTICS COMPONENT AND WAFER
|
|
|
Patent #:
|
|
Issue Dt:
|
12/05/2006
|
Application #:
|
11160273
|
Filing Dt:
|
06/16/2005
|
Publication #:
|
|
Pub Dt:
|
12/21/2006
| | | | |
Title:
|
SINGLE CYCLE REFRESH OF MULTI-PORT DYNAMIC RANDOM ACCESS MEMORY (DRAM)
|
|
|
Patent #:
|
|
Issue Dt:
|
08/12/2008
|
Application #:
|
11160361
|
Filing Dt:
|
06/21/2005
|
Publication #:
|
|
Pub Dt:
|
12/21/2006
| | | | |
Title:
|
SUBSTRATE BACKGATE FOR TRIGATE FET
|
|
|
Patent #:
|
|
Issue Dt:
|
06/14/2011
|
Application #:
|
11160457
|
Filing Dt:
|
06/24/2005
|
Publication #:
|
|
Pub Dt:
|
12/28/2006
| | | | |
Title:
|
DENSE PITCH BULK FINFET PROCESS BY SELECTIVE EPI AND ETCH
|
|
|
Patent #:
|
|
Issue Dt:
|
01/27/2009
|
Application #:
|
11160461
|
Filing Dt:
|
06/24/2005
|
Publication #:
|
|
Pub Dt:
|
01/18/2007
| | | | |
Title:
|
PROBING PADS IN KERF AREA FOR WAFER TESTING
|
|
|
Patent #:
|
|
Issue Dt:
|
08/19/2008
|
Application #:
|
11160463
|
Filing Dt:
|
06/24/2005
|
Publication #:
|
|
Pub Dt:
|
12/28/2006
| | | | |
Title:
|
MULTI-LEVEL INTERCONNECTIONS FOR AN INTEGRATED CIRCUIT CHIP
|
|
|
Patent #:
|
|
Issue Dt:
|
11/04/2008
|
Application #:
|
11160468
|
Filing Dt:
|
06/24/2005
|
Publication #:
|
|
Pub Dt:
|
01/18/2007
| | | | |
Title:
|
METHOD AND STRUCTURE FOR CHARGE DISSIPATION DURING FABRICATION OF INTEGRATED CIRCUITS AND ISOLATION THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
04/17/2007
|
Application #:
|
11160667
|
Filing Dt:
|
07/05/2005
|
Publication #:
|
|
Pub Dt:
|
01/11/2007
| | | | |
Title:
|
APPARATUS AND METHOD FOR SELECTED SITE BACKSIDE UNDERLAYING OF Si, GaAs, Gax Aly Asz OF SOI TECHNOLOGIES FOR SCANNING PROBE MICROSCOPY AND ATOMIC FORCE PROBING CHARACTERIZATION
|
|
|
Patent #:
|
|
Issue Dt:
|
01/06/2009
|
Application #:
|
11160701
|
Filing Dt:
|
07/06/2005
|
Publication #:
|
|
Pub Dt:
|
01/11/2007
| | | | |
Title:
|
METHODS FOR COMPUTING MILLER-FACTOR USING COUPLED PEAK NOISE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/05/2011
|
Application #:
|
11160956
|
Filing Dt:
|
07/18/2005
|
Publication #:
|
|
Pub Dt:
|
01/18/2007
| | | | |
Title:
|
VERTICAL PNP TRANSISTOR AND METHOD OF MAKING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
09/11/2007
|
Application #:
|
11160997
|
Filing Dt:
|
07/19/2005
|
Publication #:
|
|
Pub Dt:
|
03/01/2007
| | | | |
Title:
|
THERMAL PASTE CONTAINMENT FOR SEMICONDUCTOR MODULES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/15/2008
|
Application #:
|
11161066
|
Filing Dt:
|
07/21/2005
|
Publication #:
|
|
Pub Dt:
|
01/25/2007
| | | | |
Title:
|
STRUCTURE AND METHOD FOR IMPROVED STRESS AND YIELD IN PFETS WITH EMBEDDED SIGE SOURCE/DRAIN REGIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/23/2010
|
Application #:
|
11161146
|
Filing Dt:
|
07/25/2005
|
Publication #:
|
|
Pub Dt:
|
01/25/2007
| | | | |
Title:
|
SHARED GATE FOR CONVENTIONAL PLANAR DEVICE AND HORIZONTAL CNT
|
|
|
Patent #:
|
|
Issue Dt:
|
04/28/2009
|
Application #:
|
11161159
|
Filing Dt:
|
07/25/2005
|
Publication #:
|
|
Pub Dt:
|
03/02/2006
| | | | |
Title:
|
METHOD FOR ROUTING DATA PATHS IN A SEMICONDUCTOR CHIP WITH A PLURALITY OF LAYERS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/08/2009
|
Application #:
|
11161181
|
Filing Dt:
|
10/13/2005
|
Publication #:
|
|
Pub Dt:
|
04/19/2007
| | | | |
Title:
|
PASSIVE ELECTRICALLY TESTABLE ACCELERATION AND VOLTAGE MEASUREMENT DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/2008
|
Application #:
|
11161183
|
Filing Dt:
|
07/26/2005
|
Publication #:
|
|
Pub Dt:
|
02/01/2007
| | | | |
Title:
|
NON-VOLATILE SWITCHING AND MEMORY DEVICES USING VERTICAL NANOTUBES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/30/2007
|
Application #:
|
11161213
|
Filing Dt:
|
07/27/2005
|
Publication #:
|
|
Pub Dt:
|
02/01/2007
| | | | |
Title:
|
VIRTUAL BODY-CONTACTED TRIGATE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/30/2007
|
Application #:
|
11161321
|
Filing Dt:
|
07/29/2005
|
Publication #:
|
|
Pub Dt:
|
02/15/2007
| | | | |
Title:
|
APPARATUS AND METHOD FOR DYNAMIC CONTROL OF DOUBLE GATE DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/18/2011
|
Application #:
|
11161330
|
Filing Dt:
|
07/29/2005
|
Publication #:
|
|
Pub Dt:
|
02/01/2007
| | | | |
Title:
|
SUPERVISORY OPERATING SYSTEM FOR RUNNING MULTIPLE CHILD OPERATING SYSTEMS SIMULTANEOUSLY AND OPTIMIZING RESOURCE USAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/19/2009
|
Application #:
|
11161414
|
Filing Dt:
|
08/02/2005
|
Publication #:
|
|
Pub Dt:
|
02/08/2007
| | | | |
Title:
|
INTER-CHIP ESD PROTECTION STRUCTURE FOR HIGH SPEED AND HIGH FREQUENCY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/15/2008
|
Application #:
|
11161415
|
Filing Dt:
|
08/02/2005
|
Publication #:
|
|
Pub Dt:
|
02/08/2007
| | | | |
Title:
|
METHOD FOR HIGH PERFORMANCE INDUCTOR FABRICATION USING A TRIPLE DAMASCENE PROCESS WITH COPPER BEOL
|
|
|
Patent #:
|
|
Issue Dt:
|
09/08/2009
|
Application #:
|
11161599
|
Filing Dt:
|
08/09/2005
|
Publication #:
|
|
Pub Dt:
|
02/15/2007
| | | | |
Title:
|
VIA BOTTOM CONTACT AND METHOD OF MANUFACTURING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
01/06/2009
|
Application #:
|
11161624
|
Filing Dt:
|
08/10/2005
|
Publication #:
|
|
Pub Dt:
|
02/15/2007
| | | | |
Title:
|
SYSTEMS AND METHODS FOR MODIFYING FEATURES IN A SEMI-CONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/14/2006
|
Application #:
|
11161628
|
Filing Dt:
|
08/10/2005
|
Title:
|
DRAM WITH SELF-RESETTING DATA PATH FOR REDUCED POWER CONSUMPTION
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/2008
|
Application #:
|
11161630
|
Filing Dt:
|
08/10/2005
|
Publication #:
|
|
Pub Dt:
|
02/15/2007
| | | | |
Title:
|
EVAPORATION CONTROL USING COATING
|
|
|
Patent #:
|
|
Issue Dt:
|
10/14/2008
|
Application #:
|
11161651
|
Filing Dt:
|
08/11/2005
|
Publication #:
|
|
Pub Dt:
|
02/15/2007
| | | | |
Title:
|
MODEL INDEPENDENT SIMULATION
|
|
|
Patent #:
|
|
Issue Dt:
|
02/03/2009
|
Application #:
|
11161832
|
Filing Dt:
|
08/18/2005
|
Publication #:
|
|
Pub Dt:
|
02/22/2007
| | | | |
Title:
|
INTEGRATED BEOL THIN FILM RESISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
10/23/2012
|
Application #:
|
11161932
|
Filing Dt:
|
08/23/2005
|
Publication #:
|
|
Pub Dt:
|
05/10/2007
| | | | |
Title:
|
STACKABLE PROGRAMMABLE PASSIVE DEVICE AND A TESTING METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
08/03/2010
|
Application #:
|
11161941
|
Filing Dt:
|
08/23/2005
|
Publication #:
|
|
Pub Dt:
|
03/08/2007
| | | | |
Title:
|
OPTOELECTRONIC MEMORY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/02/2008
|
Application #:
|
11161962
|
Filing Dt:
|
08/24/2005
|
Publication #:
|
|
Pub Dt:
|
03/01/2007
| | | | |
Title:
|
DUAL PORT GAIN CELL WITH SIDE AND TOP GATED READ TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
05/27/2008
|
Application #:
|
11162196
|
Filing Dt:
|
08/31/2005
|
Publication #:
|
|
Pub Dt:
|
03/01/2007
| | | | |
Title:
|
METHOD OF FACILITATING INTEGRATED CIRCUIT DESIGN USING MANUFACTURED PROPERTY VALUES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/14/2008
|
Application #:
|
11162389
|
Filing Dt:
|
09/08/2005
|
Publication #:
|
|
Pub Dt:
|
03/08/2007
| | | | |
Title:
|
ELASTOMER INTERPOSER WITH VOIDS IN A COMPRESSIVE LOADING SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
10/02/2007
|
Application #:
|
11162413
|
Filing Dt:
|
09/09/2005
|
Publication #:
|
|
Pub Dt:
|
03/15/2007
| | | | |
Title:
|
TRENCH METAL-INSULATOR-METAL (MIM) CAPACITORS INTEGRATED WITH MIDDLE-OF-LINE METAL CONTACTS, AND METHOD OF FABRICATING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
04/22/2008
|
Application #:
|
11162471
|
Filing Dt:
|
09/12/2005
|
Publication #:
|
|
Pub Dt:
|
03/15/2007
| | | | |
Title:
|
INTEGRATION OF A MIM CAPACITOR WITH A PLATE FORMED IN A WELL REGION AND WITH A HIGH-K DIELECTRIC
|
|
|
Patent #:
|
|
Issue Dt:
|
06/05/2007
|
Application #:
|
11162472
|
Filing Dt:
|
09/12/2005
|
Publication #:
|
|
Pub Dt:
|
03/15/2007
| | | | |
Title:
|
SILICON-ON-INSULATOR (SOI) READ ONLY MEMORY (ROM) ARRAY AND METHOD OF MAKING A SOI ROM
|
|
|
Patent #:
|
|
Issue Dt:
|
07/15/2008
|
Application #:
|
11162660
|
Filing Dt:
|
09/19/2005
|
Publication #:
|
|
Pub Dt:
|
03/22/2007
| | | | |
Title:
|
ASYMMETRICALLY STRESSED CMOS FINFET
|
|
|
Patent #:
|
|
Issue Dt:
|
06/26/2012
|
Application #:
|
11162661
|
Filing Dt:
|
09/19/2005
|
Publication #:
|
|
Pub Dt:
|
03/22/2007
| | | | |
Title:
|
PROCESS FOR SINGLE AND MULTIPLE LEVEL METAL-INSULATOR-METAL INTEGRATION WITH A SINGLE MASK
|
|
|
Patent #:
|
|
Issue Dt:
|
01/29/2008
|
Application #:
|
11162663
|
Filing Dt:
|
09/19/2005
|
Publication #:
|
|
Pub Dt:
|
03/22/2007
| | | | |
Title:
|
DENSE CHEVRON FINFET AND METHOD OF MANUFACTURING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
07/21/2009
|
Application #:
|
11162666
|
Filing Dt:
|
09/19/2005
|
Publication #:
|
|
Pub Dt:
|
03/22/2007
| | | | |
Title:
|
METHOD OF FORMING AN INTERCONNECT INCLUDING A DIELECTRIC CAP HAVING A TENSILE STRESS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/19/2012
|
Application #:
|
11162765
|
Filing Dt:
|
09/22/2005
|
Publication #:
|
|
Pub Dt:
|
03/22/2007
| | | | |
Title:
|
MICROELECTRONIC SUBSTRATE HAVING REMOVABLE EDGE EXTENSION ELEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
10/09/2007
|
Application #:
|
11162766
|
Filing Dt:
|
09/22/2005
|
Publication #:
|
|
Pub Dt:
|
03/22/2007
| | | | |
Title:
|
LIKE INTEGRATED CIRCUIT DEVICES WITH DIFFERENT DEPTH
|
|
|
Patent #:
|
|
Issue Dt:
|
06/17/2008
|
Application #:
|
11162776
|
Filing Dt:
|
09/22/2005
|
Publication #:
|
|
Pub Dt:
|
03/22/2007
| | | | |
Title:
|
TRENCH METAL-INSULATOR-METAL (MIM) CAPACITORS AND METHOD OF FABRICATING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
02/22/2011
|
Application #:
|
11162847
|
Filing Dt:
|
09/26/2005
|
Publication #:
|
|
Pub Dt:
|
03/29/2007
| | | | |
Title:
|
CIRCUIT AND METHOD FOR CONTROLLING A STANDBY VOLTAGE LEVEL OF A MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
04/10/2007
|
Application #:
|
11162953
|
Filing Dt:
|
09/29/2005
|
Publication #:
|
|
Pub Dt:
|
03/29/2007
| | | | |
Title:
|
STRESS ENGINEERING USING DUAL PAD NITRIDE WITH SELECTIVE SOI DEVICE ARCHITECTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/24/2009
|
Application #:
|
11163007
|
Filing Dt:
|
09/30/2005
|
Publication #:
|
|
Pub Dt:
|
04/05/2007
| | | | |
Title:
|
IMMERSION OPTICAL LITHOGRAPHY SYSTEM HAVING PROTECTIVE OPTICAL COATING
|
|
|
Patent #:
|
|
Issue Dt:
|
06/23/2009
|
Application #:
|
11163039
|
Filing Dt:
|
10/03/2005
|
Publication #:
|
|
Pub Dt:
|
04/19/2007
| | | | |
Title:
|
METHOD, SYSTEM, AND COMPUTER PROGRAM PRODUCT FOR DETERMINING AN OPTIMAL DATABASE REFRESH RATE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/08/2008
|
Application #:
|
11163165
|
Filing Dt:
|
10/07/2005
|
Publication #:
|
|
Pub Dt:
|
04/12/2007
| | | | |
Title:
|
STRUCTURE AND METHOD FOR FORMING ASYMMETRICAL OVERLAP CAPACITANCE IN FIELD EFFECT TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/18/2008
|
Application #:
|
11163327
|
Filing Dt:
|
10/14/2005
|
Publication #:
|
|
Pub Dt:
|
04/19/2007
| | | | |
Title:
|
METHOD AND APPARATUS FOR POINT OF CARE OSMOLARITY TESTING
|
|
|
Patent #:
|
|
Issue Dt:
|
10/13/2009
|
Application #:
|
11163485
|
Filing Dt:
|
10/20/2005
|
Publication #:
|
|
Pub Dt:
|
04/26/2007
| | | | |
Title:
|
APPARATUS FOR ACCURATE AND EFFICIENT QUALITY AND RELIABILITY EVALUATION OF MICRO ELECTROMECHANICAL SYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/22/2007
|
Application #:
|
11163686
|
Filing Dt:
|
10/27/2005
|
Publication #:
|
|
Pub Dt:
|
05/03/2007
| | | | |
Title:
|
TRANSISTOR HAVING DIELECTRIC STRESSOR ELEMENTS FOR APPLYING IN-PLANE SHEAR STRESS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/25/2008
|
Application #:
|
11163687
|
Filing Dt:
|
10/27/2005
|
Publication #:
|
|
Pub Dt:
|
05/03/2007
| | | | |
Title:
|
STRUCTURE AND METHOD OF FABRICATING FINFET WITH BURIED CHANNEL
|
|
|
Patent #:
|
|
Issue Dt:
|
06/10/2008
|
Application #:
|
11163696
|
Filing Dt:
|
10/27/2005
|
Publication #:
|
|
Pub Dt:
|
05/03/2007
| | | | |
Title:
|
TEST YIELD ESTIMATE FOR SEMICONDUCTOR PRODUCTS CREATED FROM A LIBRARY
|
|
|
Patent #:
|
|
Issue Dt:
|
10/30/2007
|
Application #:
|
11163835
|
Filing Dt:
|
11/01/2005
|
Publication #:
|
|
Pub Dt:
|
05/24/2007
| | | | |
Title:
|
HOISTING APPARATUS
|
|