skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:056987/0001   Pages: 1045
Recorded: 05/12/2021
Attorney Dkt #:37188/13
Conveyance: RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS).
Total properties: 18026
Page 61 of 181
Pages: 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181
1
Patent #:
7394113
Issue Dt:
07/01/2008
Application #:
11460013
Filing Dt:
07/26/2006
Publication #:
US20080121936
Pub Dt:
05/29/2008
Title:
SELF-ALIGNMENT SCHEME FOR A HETEROJUNCTION BIPOLAR TRANSISTOR
2
Patent #:
7307911
Issue Dt:
12/11/2007
Application #:
11460464
Filing Dt:
07/27/2006
Title:
APPARATUS AND METHOD FOR IMPROVING SENSING MARGIN OF ELECTRICALLY PROGRAMMABLE FUSES
3
Patent #:
7480883
Issue Dt:
01/20/2009
Application #:
11460537
Filing Dt:
07/27/2006
Publication #:
US20070028193
Pub Dt:
02/01/2007
Title:
MULTIPLE VOLTAGE INTEGRATED CIRCUIT AND DESIGN METHOD THEREFOR
4
Patent #:
8030649
Issue Dt:
10/04/2011
Application #:
11460751
Filing Dt:
07/28/2006
Publication #:
US20080023700
Pub Dt:
01/31/2008
Title:
SCAN TESTING IN SINGLE-CHIP MULTICORE SYSTEMS
5
Patent #:
7488679
Issue Dt:
02/10/2009
Application #:
11461137
Filing Dt:
07/31/2006
Publication #:
US20080026568
Pub Dt:
01/31/2008
Title:
INTERCONNECT STRUCTURE AND PROCESS OF MAKING THE SAME
6
Patent #:
7455939
Issue Dt:
11/25/2008
Application #:
11461217
Filing Dt:
07/31/2006
Publication #:
US20080026298
Pub Dt:
01/31/2008
Title:
METHOD OF IMPROVING GRATING TEST PATTERN FOR LITHOGRAPHY MONITORING AND CONTROLING
7
Patent #:
8809936
Issue Dt:
08/19/2014
Application #:
11461428
Filing Dt:
07/31/2006
Publication #:
US20080023750
Pub Dt:
01/31/2008
Title:
MEMORY CELL SYSTEM WITH MULTIPLE NITRIDE LAYERS
8
Patent #:
7398494
Issue Dt:
07/08/2008
Application #:
11461469
Filing Dt:
08/01/2006
Publication #:
US20070050739
Pub Dt:
03/01/2007
Title:
METHOD FOR PERFORMING VERIFICATION OF LOGIC CIRCUITS
9
Patent #:
7473643
Issue Dt:
01/06/2009
Application #:
11461623
Filing Dt:
08/01/2006
Publication #:
US20060264026
Pub Dt:
11/23/2006
Title:
DENDRITE GROWTH CONTROL CIRCUIT
10
Patent #:
7617422
Issue Dt:
11/10/2009
Application #:
11461657
Filing Dt:
08/01/2006
Publication #:
US20080126330
Pub Dt:
05/29/2008
Title:
METHOD, SYSTEM, AND PROGRAM PRODUCT FOR MANAGING DATA DECAY
11
Patent #:
7472364
Issue Dt:
12/30/2008
Application #:
11461857
Filing Dt:
08/02/2006
Publication #:
US20080034339
Pub Dt:
02/07/2008
Title:
METHOD OF MATCHING LAYOUT SHAPES PATTERNS IN AN INTEGRATED CIRCUIT USING WALSH PATTERNS.
12
Patent #:
7405139
Issue Dt:
07/29/2008
Application #:
11462124
Filing Dt:
08/03/2006
Publication #:
US20080122037
Pub Dt:
05/29/2008
Title:
PREVENTION OF BACKSIDE CRACKS IN SEMICONDUCTOR CHIPS OR WAFERS USING BACKSIDE FILM OR BACKSIDE WET ETCH
13
Patent #:
7475366
Issue Dt:
01/06/2009
Application #:
11462508
Filing Dt:
08/04/2006
Publication #:
US20080034337
Pub Dt:
02/07/2008
Title:
INTEGRATED CIRCUIT DESIGN CLOSURE FOR SELECTIVE VOLTAGE BINNING
14
Patent #:
7847358
Issue Dt:
12/07/2010
Application #:
11462648
Filing Dt:
08/04/2006
Publication #:
US20060270136
Pub Dt:
11/30/2006
Title:
HIGH PERFORMANCE STRAINED CMOS DEVICES
15
Patent #:
7378712
Issue Dt:
05/27/2008
Application #:
11463039
Filing Dt:
08/08/2006
Publication #:
US20070194385
Pub Dt:
08/23/2007
Title:
GATE STACKS
16
Patent #:
7405677
Issue Dt:
07/29/2008
Application #:
11463269
Filing Dt:
08/08/2006
Publication #:
US20080036629
Pub Dt:
02/14/2008
Title:
APPARATUS, SYSTEM, AND METHOD FOR INCREMENTAL ENCODING CONVERSION OF XML DATA USING JAVA
17
Patent #:
7494915
Issue Dt:
02/24/2009
Application #:
11463447
Filing Dt:
08/09/2006
Publication #:
US20060292852
Pub Dt:
12/28/2006
Title:
BACK END INTERCONNECT WITH A SHAPED INTERFACE
18
Patent #:
7480877
Issue Dt:
01/20/2009
Application #:
11463958
Filing Dt:
08/11/2006
Publication #:
US20080040694
Pub Dt:
02/14/2008
Title:
METHODS AND APPARATUS FOR BOOLEAN EQUIVALENCY CHECKING IN THE PRESENCE OF VOTING LOGIC
19
Patent #:
7444277
Issue Dt:
10/28/2008
Application #:
11464009
Filing Dt:
08/11/2006
Publication #:
US20070078639
Pub Dt:
04/05/2007
Title:
FACILITATING SIMULATION OF A MODEL WITHIN A DISTRIBUTED ENVIRONMENT
20
Patent #:
7439120
Issue Dt:
10/21/2008
Application #:
11464090
Filing Dt:
08/11/2006
Publication #:
US20080038886
Pub Dt:
02/14/2008
Title:
METHOD FOR FABRICATING STRESS ENHANCED MOS CIRCUITS
21
Patent #:
7273770
Issue Dt:
09/25/2007
Application #:
11464959
Filing Dt:
08/16/2006
Publication #:
US20060281224
Pub Dt:
12/14/2006
Title:
COMPLIANT PASSIVATED EDGE SEAL FOR LOW-K INTERCONNECT STRUCTURES
22
Patent #:
7759260
Issue Dt:
07/20/2010
Application #:
11465030
Filing Dt:
08/16/2006
Publication #:
US20060281265
Pub Dt:
12/14/2006
Title:
SELECTIVE NITRIDATION OF GATE OXIDES
23
Patent #:
7930667
Issue Dt:
04/19/2011
Application #:
11465473
Filing Dt:
08/18/2006
Publication #:
US20080046852
Pub Dt:
02/21/2008
Title:
SYSTEM AND METHOD OF AUTOMATED WIRE AND VIA LAYOUT OPTIMIZATION DESCRIPTION
24
Patent #:
7544551
Issue Dt:
06/09/2009
Application #:
11465592
Filing Dt:
08/18/2006
Publication #:
US20070096194
Pub Dt:
05/03/2007
Title:
TECHNIQUE FOR STRAIN ENGINEERING IN SI-BASED TRANSISTORS BY USING EMBEDDED SEMICONDUCTOR LAYERS INCLUDING ATOMS WITH HIGH COVALENT RADIUS
25
Patent #:
7752480
Issue Dt:
07/06/2010
Application #:
11465639
Filing Dt:
08/18/2006
Publication #:
US20080046776
Pub Dt:
02/21/2008
Title:
SYSTEM AND METHOD FOR SWITCHING DIGITAL CIRCUIT CLOCK NET DRIVER WITHOUT LOSING CLOCK PULSES
26
Patent #:
7790558
Issue Dt:
09/07/2010
Application #:
11465663
Filing Dt:
08/18/2006
Publication #:
US20060281272
Pub Dt:
12/14/2006
Title:
METHOD AND APPARATUS FOR INCREASE STRAIN EFFECT IN A TRANSISTOR CHANNEL
27
Patent #:
7487484
Issue Dt:
02/03/2009
Application #:
11466120
Filing Dt:
08/22/2006
Publication #:
US20060277515
Pub Dt:
12/07/2006
Title:
METHOD, SYSTEM AND STORAGE MEDIUM FOR DETERMINING CIRCUIT PLACEMENT
28
Patent #:
7399663
Issue Dt:
07/15/2008
Application #:
11466572
Filing Dt:
08/23/2006
Publication #:
US20070096148
Pub Dt:
05/03/2007
Title:
EMBEDDED STRAIN LAYER IN THIN SOI TRANSISTORS AND A METHOD OF FORMING THE SAME
29
Patent #:
7336100
Issue Dt:
02/26/2008
Application #:
11466754
Filing Dt:
08/23/2006
Publication #:
US20060279334
Pub Dt:
12/14/2006
Title:
SINGLE SUPPLY LEVEL CONVERTER
30
Patent #:
7394089
Issue Dt:
07/01/2008
Application #:
11467294
Filing Dt:
08/25/2006
Publication #:
US20080048169
Pub Dt:
02/28/2008
Title:
HEAT-SHIELDED LOW POWER PCM-BASED REPROGRAMMABLE EFUSE DEVICE
31
Patent #:
7462915
Issue Dt:
12/09/2008
Application #:
11467446
Filing Dt:
08/25/2006
Publication #:
US20060286786
Pub Dt:
12/21/2006
Title:
METHOD AND APPARATUS FOR INCREASE STRAIN EFFECT IN A TRANSISTOR CHANNEL
32
Patent #:
8171438
Issue Dt:
05/01/2012
Application #:
11467493
Filing Dt:
08/25/2006
Publication #:
US20080127106
Pub Dt:
05/29/2008
Title:
VERIFICATION OF A PROGRAM PARTITIONED ACCORDING TO THE CONTROL FLOW INFORMATION OF THE PROGRAM
33
Patent #:
7372158
Issue Dt:
05/13/2008
Application #:
11467593
Filing Dt:
08/28/2006
Publication #:
US20070004206
Pub Dt:
01/04/2007
Title:
IMPROVED HDP-BASED ILD CAPPING LAYER
34
Patent #:
7560382
Issue Dt:
07/14/2009
Application #:
11467712
Filing Dt:
08/28/2006
Publication #:
US20080048297
Pub Dt:
02/28/2008
Title:
EMBEDDED INTERCONNECTS, AND METHODS FOR FORMING SAME
35
Patent #:
7413967
Issue Dt:
08/19/2008
Application #:
11468030
Filing Dt:
08/29/2006
Publication #:
US20060289959
Pub Dt:
12/28/2006
Title:
YIELD IMPROVEMENT IN SILICON-GERMANIUM EPITAXIAL GROWTH
36
Patent #:
7816231
Issue Dt:
10/19/2010
Application #:
11468068
Filing Dt:
08/29/2006
Publication #:
US20080054313
Pub Dt:
03/06/2008
Title:
DEVICE STRUCTURES INCLUDING BACKSIDE CONTACTS, AND METHODS FOR FORMING SAME
37
Patent #:
7448008
Issue Dt:
11/04/2008
Application #:
11468078
Filing Dt:
08/29/2006
Publication #:
US20080059925
Pub Dt:
03/06/2008
Title:
METHOD, SYSTEM, AND PROGRAM PRODUCT FOR AUTOMATED VERIFICATION OF GATING LOGIC USING FORMAL VERIFICATION
38
Patent #:
7908906
Issue Dt:
03/22/2011
Application #:
11468089
Filing Dt:
08/29/2006
Publication #:
US20080057569
Pub Dt:
03/06/2008
Title:
FLUIDIC TEST APPARATUS AND METHOD
39
Patent #:
7510960
Issue Dt:
03/31/2009
Application #:
11468102
Filing Dt:
08/29/2006
Publication #:
US20080054392
Pub Dt:
03/06/2008
Title:
BRIDGE FOR SEMICONDUCTOR INTERNAL NODE
40
Patent #:
7462522
Issue Dt:
12/09/2008
Application #:
11468402
Filing Dt:
08/30/2006
Publication #:
US20080057653
Pub Dt:
03/06/2008
Title:
METHOD AND STRUCTURE FOR IMPROVING DEVICE PERFORMANCE VARIATION IN DUAL STRESS LINER TECHNOLOGY
41
Patent #:
7393739
Issue Dt:
07/01/2008
Application #:
11468512
Filing Dt:
08/30/2006
Publication #:
US20080054306
Pub Dt:
03/06/2008
Title:
DEMULTIPLEXERS USING TRANSISTORS FOR ACCESSING MEMORY CELL ARRAYS
42
Patent #:
7408373
Issue Dt:
08/05/2008
Application #:
11468938
Filing Dt:
08/31/2006
Publication #:
US20070013386
Pub Dt:
01/18/2007
Title:
DEVICE FOR PROBE CARD POWER BUS VOLTAGE DROP REDUCTION
43
Patent #:
7439559
Issue Dt:
10/21/2008
Application #:
11469039
Filing Dt:
08/31/2006
Publication #:
US20070080440
Pub Dt:
04/12/2007
Title:
SOI DEVICE WITH DIFFERENT CRYSTALLOGRAPHIC ORIENTATIONS
44
Patent #:
7373215
Issue Dt:
05/13/2008
Application #:
11469206
Filing Dt:
08/31/2006
Publication #:
US20080058978
Pub Dt:
03/06/2008
Title:
TRANSISTOR GATE SHAPE METROLOGY USING MULTIPLE DATA SOURCES
45
Patent #:
7403073
Issue Dt:
07/22/2008
Application #:
11469423
Filing Dt:
08/31/2006
Publication #:
US20070075785
Pub Dt:
04/05/2007
Title:
PHASE LOCKED LOOP AND METHOD FOR ADJUSTING THE FREQUENCY AND PHASE IN THE PHASE LOCKED LOOP
46
Patent #:
7882370
Issue Dt:
02/01/2011
Application #:
11469578
Filing Dt:
09/01/2006
Publication #:
US20080069558
Pub Dt:
03/20/2008
Title:
STATIC PULSED BUS CIRCUIT AND METHOD HAVING DYNAMIC POWER SUPPLY RAIL SELECTION
47
Patent #:
7611991
Issue Dt:
11/03/2009
Application #:
11470024
Filing Dt:
09/05/2006
Publication #:
US20070123009
Pub Dt:
05/31/2007
Title:
TECHNIQUE FOR INCREASING ADHESION OF METALLIZATION LAYERS BY PROVIDING DUMMY VIAS
48
Patent #:
7407875
Issue Dt:
08/05/2008
Application #:
11470349
Filing Dt:
09/06/2006
Publication #:
US20080054326
Pub Dt:
03/06/2008
Title:
LOW RESISTANCE CONTACT STRUCTURE AND FABRICATION THEREOF
49
Patent #:
7443026
Issue Dt:
10/28/2008
Application #:
11470434
Filing Dt:
09/06/2006
Publication #:
US20080123311
Pub Dt:
05/29/2008
Title:
IC CHIP PACKAGE HAVING FORCE-ADJUSTABLE MEMBER BETWEEN STIFFENER AND PRINTED CIRCUIT BOARD
50
Patent #:
7816069
Issue Dt:
10/19/2010
Application #:
11473338
Filing Dt:
06/23/2006
Publication #:
US20080008955
Pub Dt:
01/10/2008
Title:
GRADED SPIN-ON ORGANIC ANTIREFLECTIVE COATING FOR PHOTOLITHOGRAPHY
51
Patent #:
7459752
Issue Dt:
12/02/2008
Application #:
11473757
Filing Dt:
06/23/2006
Publication #:
US20060237791
Pub Dt:
10/26/2006
Title:
ULTRA THIN BODY FULLY-DEPLETED SOI MOSFETS
52
Patent #:
7811499
Issue Dt:
10/12/2010
Application #:
11474678
Filing Dt:
06/26/2006
Publication #:
US20070296101
Pub Dt:
12/27/2007
Title:
METHOD FOR HIGH DENSITY DATA STORAGE AND READ-BACK
53
Patent #:
7451411
Issue Dt:
11/11/2008
Application #:
11475675
Filing Dt:
06/26/2006
Publication #:
US20070300200
Pub Dt:
12/27/2007
Title:
INTEGRATED CIRCUIT DESIGN SYSTEM
54
Patent #:
7521091
Issue Dt:
04/21/2009
Application #:
11477664
Filing Dt:
06/30/2006
Publication #:
US20070014998
Pub Dt:
01/18/2007
Title:
METHOD OF PREPARING AN EXTENED CONJUGATED MOLECULAR ASSEMBLY
55
Patent #:
7534651
Issue Dt:
05/19/2009
Application #:
11478201
Filing Dt:
06/29/2006
Publication #:
US20070007659
Pub Dt:
01/11/2007
Title:
SEEDLESS WIREBOND PAD PLATING
56
Patent #:
7733221
Issue Dt:
06/08/2010
Application #:
11478695
Filing Dt:
06/30/2006
Publication #:
US20080001732
Pub Dt:
01/03/2008
Title:
APPARATUS AND METHOD FOR WIRELESS NETWORK PARAMETER LOGGING AND REPORTING WITHIN A PORTABLE DEVICE HAVING WIRELESS COMMUNICATION FUNCTIONALITY
57
Patent #:
7707438
Issue Dt:
04/27/2010
Application #:
11478901
Filing Dt:
06/30/2006
Title:
INTEGRATED CIRCUIT HAVING AFTER MARKET MODIFIABLE PERFORMANCE
58
Patent #:
NONE
Issue Dt:
Application #:
11479323
Filing Dt:
06/30/2006
Publication #:
US20080004889
Pub Dt:
01/03/2008
Title:
Method of providing a customer with increased integrated circuit performance
59
Patent #:
7716016
Issue Dt:
05/11/2010
Application #:
11479485
Filing Dt:
06/30/2006
Publication #:
US20080005304
Pub Dt:
01/03/2008
Title:
METHOD AND APPARATUS FOR AUTOMATIC UNCERTAINTY-BASED MANAGEMENT FEEDBACK CONTROLLER
60
Patent #:
7473970
Issue Dt:
01/06/2009
Application #:
11481120
Filing Dt:
07/05/2006
Publication #:
US20060249799
Pub Dt:
11/09/2006
Title:
CONCURRENT FIN-FET AND THICK BODY DEVICE FABRICATION
61
Patent #:
7601602
Issue Dt:
10/13/2009
Application #:
11481514
Filing Dt:
07/06/2006
Publication #:
US20060267144
Pub Dt:
11/30/2006
Title:
TRENCH TYPE BURIED ON-CHIP PRECISION PROGRAMMABLE RESISTOR
62
Patent #:
7315065
Issue Dt:
01/01/2008
Application #:
11481525
Filing Dt:
07/06/2006
Publication #:
US20060249790
Pub Dt:
11/09/2006
Title:
METHOD FOR FABRICATING SIGE-ON-INSULATOR (SGOI) AND GE-ON-INSULATOR (GOI) SUBSTRATES
63
Patent #:
7442612
Issue Dt:
10/28/2008
Application #:
11481532
Filing Dt:
07/06/2006
Publication #:
US20060252241
Pub Dt:
11/09/2006
Title:
NITRIDE-ENCAPSULATED FET (NNCFET)
64
Patent #:
7536511
Issue Dt:
05/19/2009
Application #:
11482454
Filing Dt:
07/07/2006
Publication #:
US20080007561
Pub Dt:
01/10/2008
Title:
CPU MODE-BASED CACHE ALLOCATION FOR IMAGE DATA
65
Patent #:
7981731
Issue Dt:
07/19/2011
Application #:
11482688
Filing Dt:
07/07/2006
Publication #:
US20060289864
Pub Dt:
12/28/2006
Title:
METHOD OF FORMING A HIGH IMPEDANCE ANTIFUSE
66
Patent #:
NONE
Issue Dt:
Application #:
11484295
Filing Dt:
07/11/2006
Publication #:
US20070176246
Pub Dt:
08/02/2007
Title:
SRAM cells including self-stabilizing transistor structures
67
Patent #:
7218091
Issue Dt:
05/15/2007
Application #:
11485390
Filing Dt:
07/13/2006
Title:
INTEGRATED CMOS SPECTRUM ANALYZER FOR ON-CHIP DIAGNOSTICS USING DIGITAL AUTOCORRELATION OF COARSELY QUANTIZED SIGNALS
68
Patent #:
7531407
Issue Dt:
05/12/2009
Application #:
11488242
Filing Dt:
07/18/2006
Publication #:
US20080020488
Pub Dt:
01/24/2008
Title:
SEMICONDUCTOR INTEGRATED CIRCUIT DEVICES HAVING HIGH-Q WAFER BACKSIDE INDUCTORS AND METHODS OF FABRICATING SAME
69
Patent #:
7771695
Issue Dt:
08/10/2010
Application #:
11490248
Filing Dt:
07/21/2006
Publication #:
US20100170418
Pub Dt:
07/08/2010
Title:
COMPLEXES OF CARBON NANOTUBES AND FULLERENES WITH MOLECULAR-CLIPS AND USE THEREOF
70
Patent #:
NONE
Issue Dt:
Application #:
11490338
Filing Dt:
07/20/2006
Publication #:
US20080021943
Pub Dt:
01/24/2008
Title:
Equality comparator using propagates and generates
71
Patent #:
7348792
Issue Dt:
03/25/2008
Application #:
11491216
Filing Dt:
07/21/2006
Publication #:
US20060290372
Pub Dt:
12/28/2006
Title:
PACKAGING RELIABILITY SUPER CHIPS
72
Patent #:
7509464
Issue Dt:
03/24/2009
Application #:
11491635
Filing Dt:
07/24/2006
Publication #:
US20060259715
Pub Dt:
11/16/2006
Title:
SYSTEM AND METHOD FOR IDENTIFYING EMPTY LOCATIONS IN A SCRAMBLED MEMORY
73
Patent #:
7242629
Issue Dt:
07/10/2007
Application #:
11491701
Filing Dt:
07/24/2006
Publication #:
US20060255850
Pub Dt:
11/16/2006
Title:
HIGH SPEED LATCH CIRCUITS USING GATED DIODES
74
Patent #:
7402466
Issue Dt:
07/22/2008
Application #:
11492271
Filing Dt:
07/25/2006
Publication #:
US20060275961
Pub Dt:
12/07/2006
Title:
STRAINED SILICON CMOS ON HYBRID CRYSTAL ORIENTATIONS
75
Patent #:
7585609
Issue Dt:
09/08/2009
Application #:
11492276
Filing Dt:
07/25/2006
Publication #:
US20060257786
Pub Dt:
11/16/2006
Title:
BILAYER FILM INCLUDING AN UNDERLAYER HAVING VERTICAL ACID TRANSPORT PROPERTIES
76
Patent #:
7285488
Issue Dt:
10/23/2007
Application #:
11492455
Filing Dt:
07/25/2006
Publication #:
US20060261480
Pub Dt:
11/23/2006
Title:
METHOD OF FABRICATING STRAINED CHANNEL FIELD EFFECT TRANSISTOR PAIR HAVING UNDERLAPPED DUAL LINERS
77
Patent #:
7282435
Issue Dt:
10/16/2007
Application #:
11492456
Filing Dt:
07/25/2006
Publication #:
US20060261477
Pub Dt:
11/23/2006
Title:
METHOD OF FORMING CONTACT FOR DUAL LINER PRODUCT
78
Patent #:
7998788
Issue Dt:
08/16/2011
Application #:
11494195
Filing Dt:
07/27/2006
Publication #:
US20110165724
Pub Dt:
07/07/2011
Title:
TECHNIQUES FOR USE OF NANOTECHNOLOGY IN PHOTOVOLTAICS
79
Patent #:
7439180
Issue Dt:
10/21/2008
Application #:
11495335
Filing Dt:
07/28/2006
Publication #:
US20080026575
Pub Dt:
01/31/2008
Title:
DISPENSER SYSTEM FOR ATOMIC BEAM ASSISTED METAL ORGANIC CHEMICAL VAPOR DEPOSITION (MOCVD)
80
Patent #:
7472037
Issue Dt:
12/30/2008
Application #:
11495336
Filing Dt:
07/28/2006
Publication #:
US20070043525
Pub Dt:
02/22/2007
Title:
SYSTEM AND METHODS FOR QUANTITATIVELY EVALUATING COMPLEXITY OF COMPUTING SYSTEM CONFIGURATION
81
Patent #:
7361556
Issue Dt:
04/22/2008
Application #:
11495518
Filing Dt:
07/31/2006
Publication #:
US20070026617
Pub Dt:
02/01/2007
Title:
METHOD OF FABRICATING SEMICONDUCTOR SIDE WALL FIN
82
Patent #:
7322844
Issue Dt:
01/29/2008
Application #:
11496153
Filing Dt:
07/31/2006
Publication #:
US20080026627
Pub Dt:
01/31/2008
Title:
PIN GRID ARRAY ZERO INSERTION FORCE CONNECTORS CONFIGURABLE FOR SUPPORTING LARGE PIN COUNTS
83
Patent #:
7888753
Issue Dt:
02/15/2011
Application #:
11496383
Filing Dt:
07/31/2006
Publication #:
US20100330687
Pub Dt:
12/30/2010
Title:
ULTRA-SENSITIVE DETECTION TECHNIQUES
84
Patent #:
7456045
Issue Dt:
11/25/2008
Application #:
11496542
Filing Dt:
08/01/2006
Publication #:
US20060270100
Pub Dt:
11/30/2006
Title:
LOW TEMPERATURE MELT-PROCESSING OF ORGANIC-INORGANIC HYBRID
85
Patent #:
7420388
Issue Dt:
09/02/2008
Application #:
11498009
Filing Dt:
08/01/2006
Publication #:
US20060267629
Pub Dt:
11/30/2006
Title:
POWER GATING TECHNIQUES ABLE TO HAVE DATA RETENTION AND VARIABILITY IMMUNITY PROPERTIES
86
Patent #:
7518229
Issue Dt:
04/14/2009
Application #:
11498689
Filing Dt:
08/03/2006
Publication #:
US20080029886
Pub Dt:
02/07/2008
Title:
VERSATILE SI-BASED PACKAGING WITH INTEGRATED PASSIVE COMPONENTS FOR MMWAVE APPLICATIONS
87
Patent #:
7569469
Issue Dt:
08/04/2009
Application #:
11499132
Filing Dt:
08/03/2006
Publication #:
US20090170342
Pub Dt:
07/02/2009
Title:
DIELECTRIC NANOSTRUCTURE AND METHOD FOR ITS MANUFACTURE
88
Patent #:
7402532
Issue Dt:
07/22/2008
Application #:
11499220
Filing Dt:
08/04/2006
Publication #:
US20070148958
Pub Dt:
06/28/2007
Title:
STRUCTURE TO IMPROVE ADHESION BETWEEN TOP CVD LOW-K DIELECTRIC AND DIELECTRIC CAPPING LAYER
89
Patent #:
7947425
Issue Dt:
05/24/2011
Application #:
11501186
Filing Dt:
08/07/2006
Publication #:
US20060275701
Pub Dt:
12/07/2006
Title:
FLUORINATED VINYL ETHERS, COPOLYMERS THEREOF, AND USE IN LITHOGRAPHIC PHOTORESIST COMPOSITIONS
90
Patent #:
NONE
Issue Dt:
Application #:
11502380
Filing Dt:
08/10/2006
Publication #:
US20080038871
Pub Dt:
02/14/2008
Title:
Multipath soldered thermal interface between a chip and its heat sink
91
Patent #:
7512919
Issue Dt:
03/31/2009
Application #:
11503200
Filing Dt:
08/11/2006
Publication #:
US20060277513
Pub Dt:
12/07/2006
Title:
SYSTEM AND METHOD FOR INCREMENTAL STATISTICAL TIMING ANALYSIS OF DIGITAL CIRCUITS
92
Patent #:
7465837
Issue Dt:
12/16/2008
Application #:
11503356
Filing Dt:
08/10/2006
Publication #:
US20060287558
Pub Dt:
12/21/2006
Title:
FLUORINATED VINYL ETHERS, COPOLYMERS THEREOF, AND USE IN LITHOGRAPHIC PHOTORESIST COMPOSITIONS
93
Patent #:
7543131
Issue Dt:
06/02/2009
Application #:
11503390
Filing Dt:
08/11/2006
Publication #:
US20070038839
Pub Dt:
02/15/2007
Title:
CONTROLLING AN I/O MMU
94
Patent #:
7747881
Issue Dt:
06/29/2010
Application #:
11503700
Filing Dt:
08/14/2006
Publication #:
US20080040622
Pub Dt:
02/14/2008
Title:
SYSTEM AND METHOD FOR LIMITING PROCESSOR PERFORMANCE
95
Patent #:
7435671
Issue Dt:
10/14/2008
Application #:
11506227
Filing Dt:
08/18/2006
Publication #:
US20080045011
Pub Dt:
02/21/2008
Title:
TRILAYER RESIST SCHEME FOR GATE ETCHING APPLICATIONS
96
Patent #:
7618841
Issue Dt:
11/17/2009
Application #:
11506827
Filing Dt:
08/21/2006
Publication #:
US20070099331
Pub Dt:
05/03/2007
Title:
HYDRAZINE-FREE SOLUTION DEPOSITION OF CHALCOGENIDE FILMS
97
Patent #:
7426253
Issue Dt:
09/16/2008
Application #:
11507308
Filing Dt:
08/21/2006
Publication #:
US20080043897
Pub Dt:
02/21/2008
Title:
LOW LATENCY COUNTER EVENT INDICATION
98
Patent #:
NONE
Issue Dt:
Application #:
11508494
Filing Dt:
08/23/2006
Publication #:
US20070050561
Pub Dt:
03/01/2007
Title:
Method for creating critical section code using a software wrapper for proactive synchronization within a computer system
99
Patent #:
7479671
Issue Dt:
01/20/2009
Application #:
11511680
Filing Dt:
08/29/2006
Publication #:
US20080054323
Pub Dt:
03/06/2008
Title:
THIN FILM PHASE CHANGE MEMORY CELL FORMED ON SILICON-ON-INSULATOR SUBSTRATE
100
Patent #:
8426279
Issue Dt:
04/23/2013
Application #:
11512000
Filing Dt:
08/29/2006
Publication #:
US20080057635
Pub Dt:
03/06/2008
Title:
ASYMMETRIC TRANSISTOR
Assignor
1
WILMINGTON TRUST, NATIONAL ASSOCIATION
Exec Dt:
11/17/2020
Assignee
1
GLOBALFOUNDRIES U.S. INC.
440 STONE BREAK ROAD EXTENSION
MALTA, NEW YORK 12020
Correspondence name and address
BENJAMIN PETERSEN
1460 EL CAMINO REAL, 2ND FLOOR
SHEARMAN & STERLING LLP
MENLO PARK, CA 94025

Search Results as of: 05/09/2024 08:36 AM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT