|
|
Patent #:
|
|
Issue Dt:
|
02/23/2010
|
Application #:
|
11686972
|
Filing Dt:
|
03/16/2007
|
Publication #:
|
|
Pub Dt:
|
09/18/2008
| | | | |
Title:
|
PUMP STRUCTURES INTEGRAL TO A FLUID FILLED HEAT TRANSFER APPARATUS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/22/2008
|
Application #:
|
11687000
|
Filing Dt:
|
03/16/2007
|
Publication #:
|
|
Pub Dt:
|
07/19/2007
| | | | |
Title:
|
FLIP FERAM CELL AND METHOD TO FORM SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
02/22/2011
|
Application #:
|
11687003
|
Filing Dt:
|
03/16/2007
|
Publication #:
|
|
Pub Dt:
|
07/19/2007
| | | | |
Title:
|
SCAN CHAIN DIAGNOSTICS USING LOGIC PATHS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/01/2011
|
Application #:
|
11687017
|
Filing Dt:
|
03/16/2007
|
Publication #:
|
|
Pub Dt:
|
07/05/2007
| | | | |
Title:
|
METAL SEED LAYER DEPOSITION
|
|
|
Patent #:
|
|
Issue Dt:
|
05/04/2010
|
Application #:
|
11687037
|
Filing Dt:
|
03/16/2007
|
Publication #:
|
|
Pub Dt:
|
09/18/2008
| | | | |
Title:
|
THERMAL PILLOW
|
|
|
Patent #:
|
|
Issue Dt:
|
12/28/2010
|
Application #:
|
11687230
|
Filing Dt:
|
03/16/2007
|
Publication #:
|
|
Pub Dt:
|
09/18/2008
| | | | |
Title:
|
STRUCTURE AND METHOD FOR SUB-RESOLUTION DUMMY CLEAR SHAPES FOR IMPROVED GATE DIMENSIONAL CONTROL
|
|
|
Patent #:
|
|
Issue Dt:
|
05/18/2010
|
Application #:
|
11687245
|
Filing Dt:
|
03/16/2007
|
Publication #:
|
|
Pub Dt:
|
09/18/2008
| | | | |
Title:
|
HIGH DYNAMIC RANGE IMAGING CELL WITH ELECTRONIC SHUTTER EXTENSIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2012
|
Application #:
|
11687427
|
Filing Dt:
|
03/16/2007
|
Publication #:
|
|
Pub Dt:
|
09/18/2008
| | | | |
Title:
|
SYMBOLIC DEPTH-FIRST SEARCHES USING CONTROL FLOW INFORMATION FOR IMPROVED REACHABILITY ANALYSIS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/30/2012
|
Application #:
|
11687529
|
Filing Dt:
|
03/16/2007
|
Publication #:
|
|
Pub Dt:
|
09/18/2008
| | | | |
Title:
|
INTEGRATED CIRCUIT SOCKET
|
|
|
Patent #:
|
|
Issue Dt:
|
01/27/2009
|
Application #:
|
11688455
|
Filing Dt:
|
03/20/2007
|
Publication #:
|
|
Pub Dt:
|
09/25/2008
| | | | |
Title:
|
RETENTION-TIME CONTROL AND ERROR MANAGEMENT IN A CACHE SYSTEM COMPRISING DYNAMIC STORAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/05/2009
|
Application #:
|
11688562
|
Filing Dt:
|
03/20/2007
|
Publication #:
|
|
Pub Dt:
|
09/25/2008
| | | | |
Title:
|
VERTICAL TRENCH MEMORY CELL WITH INSULATING RING
|
|
|
Patent #:
|
|
Issue Dt:
|
08/04/2009
|
Application #:
|
11688946
|
Filing Dt:
|
03/21/2007
|
Publication #:
|
|
Pub Dt:
|
01/31/2008
| | | | |
Title:
|
FORMATION OF TRANSISTOR HAVING A STRAINED CHANNEL REGION INCLUDING A PERFORMANCE ENHANCING MATERIAL COMPOSITION UTILIZING A MASK PATTERN
|
|
|
Patent #:
|
|
Issue Dt:
|
06/22/2010
|
Application #:
|
11690181
|
Filing Dt:
|
03/23/2007
|
Publication #:
|
|
Pub Dt:
|
11/06/2008
| | | | |
Title:
|
THROUGH-WAFER VIAS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/16/2011
|
Application #:
|
11690295
|
Filing Dt:
|
03/23/2007
|
Publication #:
|
|
Pub Dt:
|
09/25/2008
| | | | |
Title:
|
ORIENTING, POSITIONING, AND FORMING NANOSCALE STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/25/2011
|
Application #:
|
11690619
|
Filing Dt:
|
03/23/2007
|
Publication #:
|
|
Pub Dt:
|
09/25/2008
| | | | |
Title:
|
REVERSE CONCATENATION FOR PRODUCT CODES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/18/2011
|
Application #:
|
11690635
|
Filing Dt:
|
03/23/2007
|
Publication #:
|
|
Pub Dt:
|
09/25/2008
| | | | |
Title:
|
REVERSE CONCATENATION FOR PRODUCT CODES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/25/2012
|
Application #:
|
11690682
|
Filing Dt:
|
05/08/2007
|
Publication #:
|
|
Pub Dt:
|
11/13/2008
| | | | |
Title:
|
PACKAGE INTEGRATED SOFT MAGNETIC FILM FOR IMPROVEMENT IN ON-CHIP INDUCTOR PERFORMANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/19/2013
|
Application #:
|
11690975
|
Filing Dt:
|
03/26/2007
|
Publication #:
|
|
Pub Dt:
|
10/02/2008
| | | | |
Title:
|
SILICON ON INSULATOR (SOI) FIELD EFFECT TRANSISTORS (FETS) WITH ADJACENT BODY CONTACTS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/27/2009
|
Application #:
|
11691001
|
Filing Dt:
|
03/26/2007
|
Publication #:
|
|
Pub Dt:
|
10/02/2008
| | | | |
Title:
|
USE OF DILUTE HYDROCHLORIC ACID IN ADVANCED INTERCONNECT CONTACT CLEAN IN NICKEL SEMICONDUCTOR TECHNOLOGIES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/17/2009
|
Application #:
|
11692313
|
Filing Dt:
|
03/28/2007
|
Publication #:
|
|
Pub Dt:
|
10/02/2008
| | | | |
Title:
|
SEMICONDUCTOR MEMORY DEVICES AND METHODS FOR FABRICATING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
04/08/2008
|
Application #:
|
11692453
|
Filing Dt:
|
03/28/2007
|
Publication #:
|
|
Pub Dt:
|
07/26/2007
| | | | |
Title:
|
STRUCTURE FOR REDUCING OVERLAP CAPACITANCE IN FIELD EFFECT TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/29/2012
|
Application #:
|
11692989
|
Filing Dt:
|
03/29/2007
|
Publication #:
|
|
Pub Dt:
|
10/02/2008
| | | | |
Title:
|
DETERMINING DIE PERFORMANCE BY INCORPORATING NEIGHBORING DIE PERFORMANCE METRICS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/14/2009
|
Application #:
|
11693409
|
Filing Dt:
|
03/29/2007
|
Publication #:
|
|
Pub Dt:
|
12/13/2007
| | | | |
Title:
|
DUV LASER ANNEALING AND STABILIZATION OF SICOH FILMS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/08/2011
|
Application #:
|
11694025
|
Filing Dt:
|
03/30/2007
|
Publication #:
|
|
Pub Dt:
|
10/02/2008
| | | | |
Title:
|
MULTI-BIT MEMORY ERROR DETECTION AND CORRECTION SYSTEM AND METHOD
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11694057
|
Filing Dt:
|
03/30/2007
|
Publication #:
|
|
Pub Dt:
|
10/02/2008
| | | | |
Title:
|
METHOD FOR PRESERVING PROCESSING HISTORY ON A WAFER
|
|
|
Patent #:
|
|
Issue Dt:
|
10/14/2008
|
Application #:
|
11694104
|
Filing Dt:
|
03/30/2007
|
Publication #:
|
|
Pub Dt:
|
10/02/2008
| | | | |
Title:
|
INTEGRATION SCHEMES FOR FABRICATING POLYSILICON GATE MOSFET AND HIGH-K DIELECTRIC METAL GATE MOSFET
|
|
|
Patent #:
|
|
Issue Dt:
|
01/04/2011
|
Application #:
|
11694940
|
Filing Dt:
|
03/30/2007
|
Publication #:
|
|
Pub Dt:
|
10/02/2008
| | | | |
Title:
|
INSTRUCTION ENCODING IN A HARDWARE SIMULATION ACCELERATOR
|
|
|
Patent #:
|
|
Issue Dt:
|
02/24/2009
|
Application #:
|
11695700
|
Filing Dt:
|
04/03/2007
|
Publication #:
|
|
Pub Dt:
|
10/09/2008
| | | | |
Title:
|
INTELLIGENT, SELF-PROPELLED AUTOMATIC GRID CRAWLER HIGH IMPEDANCE FAULT DETECTOR AND HIGH IMPEDANCE FAULT DETECTING SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
04/13/2010
|
Application #:
|
11696331
|
Filing Dt:
|
04/04/2007
|
Publication #:
|
|
Pub Dt:
|
08/30/2007
| | | | |
Title:
|
FINFET BODY CONTACT STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/06/2011
|
Application #:
|
11696753
|
Filing Dt:
|
04/05/2007
|
Publication #:
|
|
Pub Dt:
|
10/09/2008
| | | | |
Title:
|
COMPLIANT MOLD FILL HEAD WITH INTEGRATED CAVITY VENTING AND SOLDER COOLING
|
|
|
Patent #:
|
|
Issue Dt:
|
02/26/2008
|
Application #:
|
11697036
|
Filing Dt:
|
04/05/2007
|
Publication #:
|
|
Pub Dt:
|
08/09/2007
| | | | |
Title:
|
ENHANCED SENSING IN A HIERARCHICAL MEMORY ARCHITECTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/25/2011
|
Application #:
|
11698182
|
Filing Dt:
|
01/25/2007
|
Publication #:
|
|
Pub Dt:
|
07/31/2008
| | | | |
Title:
|
BLEACHABLE MATERIALS FOR LITHOGRAPHY
|
|
|
Patent #:
|
|
Issue Dt:
|
10/13/2009
|
Application #:
|
11701377
|
Filing Dt:
|
02/02/2007
|
Publication #:
|
|
Pub Dt:
|
06/14/2007
| | | | |
Title:
|
METHOD AND STRUCTURE FOR STRAINED FINFET DEVICES
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11702847
|
Filing Dt:
|
02/05/2007
|
Publication #:
|
|
Pub Dt:
|
03/13/2008
| | | | |
Title:
|
Dual charge storage node with undercut gate oxide for deep sub-micron memory cell
|
|
|
Patent #:
|
|
Issue Dt:
|
01/29/2008
|
Application #:
|
11707060
|
Filing Dt:
|
02/16/2007
|
Publication #:
|
|
Pub Dt:
|
09/06/2007
| | | | |
Title:
|
INTRALEVEL DECOUPLING CAPACITOR, METHOD OF MANUFACTURE AND TESTING CIRCUIT OF THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
07/29/2014
|
Application #:
|
11709718
|
Filing Dt:
|
02/21/2007
|
Publication #:
|
|
Pub Dt:
|
08/21/2008
| | | | |
Title:
|
Optical polarizer with nanotube array
|
|
|
Patent #:
|
|
Issue Dt:
|
04/20/2010
|
Application #:
|
11711925
|
Filing Dt:
|
02/28/2007
|
Publication #:
|
|
Pub Dt:
|
08/28/2008
| | | | |
Title:
|
BRANCH PREDICTOR DIRECTED PREFETCH
|
|
|
Patent #:
|
|
Issue Dt:
|
02/10/2009
|
Application #:
|
11715751
|
Filing Dt:
|
03/08/2007
|
Publication #:
|
|
Pub Dt:
|
07/19/2007
| | | | |
Title:
|
PROCESS FOR FORMING A BURIED PLATE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/16/2010
|
Application #:
|
11717518
|
Filing Dt:
|
03/13/2007
|
Publication #:
|
|
Pub Dt:
|
09/18/2008
| | | | |
Title:
|
EUV DEBRIS MITIGATION FILTER AND METHOD FOR FABRICATING SEMICONDUCTOR DIES USING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
11/18/2008
|
Application #:
|
11718279
|
Filing Dt:
|
04/30/2007
|
Publication #:
|
|
Pub Dt:
|
12/27/2007
| | | | |
Title:
|
METALIZED ELASTOMERIC ELECTRICAL CONTACTS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/08/2011
|
Application #:
|
11718283
|
Filing Dt:
|
04/30/2007
|
Publication #:
|
|
Pub Dt:
|
04/24/2008
| | | | |
Title:
|
METALIZED ELASTOMERIC PROBE STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/19/2016
|
Application #:
|
11724725
|
Filing Dt:
|
03/16/2007
|
Publication #:
|
|
Pub Dt:
|
07/03/2008
| | | | |
Title:
|
Dielectric extension to mitigate short channel effects
|
|
|
Patent #:
|
|
Issue Dt:
|
07/14/2009
|
Application #:
|
11724774
|
Filing Dt:
|
03/16/2007
|
Publication #:
|
|
Pub Dt:
|
07/24/2008
| | | | |
Title:
|
METHODS AND SYSTEMS FOR RECOVERING DATA IN A NONVOLATILE MEMORY ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
11/19/2013
|
Application #:
|
11726433
|
Filing Dt:
|
03/22/2007
|
Publication #:
|
|
Pub Dt:
|
09/25/2008
| | | | |
Title:
|
Method for forming a high resolution resist pattern on a semiconductor wafer
|
|
|
Patent #:
|
|
Issue Dt:
|
06/12/2012
|
Application #:
|
11732340
|
Filing Dt:
|
04/02/2007
|
Publication #:
|
|
Pub Dt:
|
10/02/2008
| | | | |
Title:
|
LASER BEAM FORMATTING MODULE AND METHOD FOR FABRICATING SEMICONDUCTOR DIES USING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
10/12/2010
|
Application #:
|
11733058
|
Filing Dt:
|
04/09/2007
|
Publication #:
|
|
Pub Dt:
|
10/09/2008
| | | | |
Title:
|
REPRESENTING AND PROPAGATING A VARIATIONAL VOLTAGE WAVEFORM IN STATISTICAL STATIC TIMING ANALYSIS OF DIGITAL CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/02/2008
|
Application #:
|
11733406
|
Filing Dt:
|
04/10/2007
|
Title:
|
COUPLING ELEMENT ALIGNMENT USING WAVEGUIDE FIDUCIALS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/25/2009
|
Application #:
|
11733523
|
Filing Dt:
|
04/10/2007
|
Publication #:
|
|
Pub Dt:
|
10/16/2008
| | | | |
Title:
|
FOUR-TERMINAL PROGRAMMABLE VIA-CONTAINING STRUCTURE AND METHOD OF FABRICATING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
02/09/2010
|
Application #:
|
11733935
|
Filing Dt:
|
04/11/2007
|
Publication #:
|
|
Pub Dt:
|
10/16/2008
| | | | |
Title:
|
INTEGRATION APPROACH TO FORM THE CORE FLOATING GATE FOR FLASH MEMORY USING AN AMORPHOUS CARBON HARD MASK AND ARF LITHOGRAPHY
|
|
|
Patent #:
|
|
Issue Dt:
|
10/27/2009
|
Application #:
|
11734059
|
Filing Dt:
|
04/11/2007
|
Publication #:
|
|
Pub Dt:
|
10/16/2008
| | | | |
Title:
|
MAINTAIN OWNING APPLICATION INFORMATION OF DATA FOR A DATA STORAGE SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
11/03/2009
|
Application #:
|
11734097
|
Filing Dt:
|
04/11/2007
|
Publication #:
|
|
Pub Dt:
|
10/16/2008
| | | | |
Title:
|
MAINTAIN OWNING APPLICATION INFORMATION OF DATA FOR A DATA STORAGE SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
06/16/2009
|
Application #:
|
11734320
|
Filing Dt:
|
04/12/2007
|
Publication #:
|
|
Pub Dt:
|
04/03/2008
| | | | |
Title:
|
A METHOD OF MAKING A SEMICONDUCTOR DEVICE COMPRISING ISOLATION TRENCHES INDUCING DIFFERENT TYPES OF STRAIN
|
|
|
Patent #:
|
|
Issue Dt:
|
03/29/2016
|
Application #:
|
11734634
|
Filing Dt:
|
04/12/2007
|
Publication #:
|
|
Pub Dt:
|
10/16/2008
| | | | |
Title:
|
DEVICE SELECT SYSTEM FOR MULTI-DEVICE ELECTRONIC SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
02/05/2013
|
Application #:
|
11734786
|
Filing Dt:
|
04/12/2007
|
Publication #:
|
|
Pub Dt:
|
10/16/2008
| | | | |
Title:
|
ERROR CHECKING ADDRESSABLE BLOCKS IN STORAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/07/2010
|
Application #:
|
11734958
|
Filing Dt:
|
04/13/2007
|
Publication #:
|
|
Pub Dt:
|
10/16/2008
| | | | |
Title:
|
METAL CAP FOR INTERCONNECT STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/14/2008
|
Application #:
|
11735075
|
Filing Dt:
|
04/13/2007
|
Publication #:
|
|
Pub Dt:
|
08/09/2007
| | | | |
Title:
|
METHODS FOR FORMING A WRAP-AROUND GATE FIELD EFFECT TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
10/23/2012
|
Application #:
|
11735152
|
Filing Dt:
|
04/13/2007
|
Publication #:
|
|
Pub Dt:
|
10/16/2008
| | | | |
Title:
|
SOFTWARE FACTORY READINESS REVIEW
|
|
|
Patent #:
|
|
Issue Dt:
|
02/15/2011
|
Application #:
|
11735155
|
Filing Dt:
|
04/13/2007
|
Publication #:
|
|
Pub Dt:
|
09/13/2007
| | | | |
Title:
|
ELECTRONIC MODULE COMPRISING MEMORY AND INTEGRATED CIRCUIT PROCESSOR CHIPS FORMED ON A MICROCHANNEL COOLING DEVICE
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11735241
|
Filing Dt:
|
04/13/2007
|
Publication #:
|
|
Pub Dt:
|
06/26/2008
| | | | |
Title:
|
MEMORY SYSTEM WITH POLY METAL GATE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/02/2012
|
Application #:
|
11735510
|
Filing Dt:
|
04/16/2007
|
Publication #:
|
|
Pub Dt:
|
10/16/2008
| | | | |
Title:
|
AUTOMATIC GENERATION OF TEST SUITE FOR PROCESSOR ARCHITECTURE COMPLIANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/19/2015
|
Application #:
|
11736188
|
Filing Dt:
|
04/17/2007
|
Publication #:
|
|
Pub Dt:
|
10/23/2008
| | | | |
Title:
|
OHT ACCESSIBLE HIGH DENSITY STOCKER AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
02/19/2013
|
Application #:
|
11736599
|
Filing Dt:
|
04/18/2007
|
Publication #:
|
|
Pub Dt:
|
08/09/2007
| | | | |
Title:
|
SCHOTTKY BARRIER DIODE AND METHOD OF FORMING A SCHOTTKY BARRIER DIODE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/09/2008
|
Application #:
|
11736600
|
Filing Dt:
|
04/18/2007
|
Publication #:
|
|
Pub Dt:
|
12/13/2007
| | | | |
Title:
|
INCREASE PRODUCTIVITY AT WAFER TEST USING PROBE RETEST DATA ANALYSIS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/05/2010
|
Application #:
|
11736796
|
Filing Dt:
|
04/18/2007
|
Publication #:
|
|
Pub Dt:
|
10/23/2008
| | | | |
Title:
|
TRENCH STRUCTURE AND METHOD OF FORMING THE TRENCH STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/03/2011
|
Application #:
|
11737289
|
Filing Dt:
|
04/19/2007
|
Publication #:
|
|
Pub Dt:
|
10/23/2008
| | | | |
Title:
|
METHOD FOR GENERATING A SKEW SCHEDULE FOR A CLOCK DISTRIBUTION NETWORK CONTAINING GATING ELEMENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/27/2011
|
Application #:
|
11737879
|
Filing Dt:
|
04/20/2007
|
Publication #:
|
|
Pub Dt:
|
10/23/2008
| | | | |
Title:
|
CONTACT MICROSCOPE USING POINT SOURCE ILLUMINATION
|
|
|
Patent #:
|
|
Issue Dt:
|
02/12/2013
|
Application #:
|
11737926
|
Filing Dt:
|
04/20/2007
|
Publication #:
|
|
Pub Dt:
|
10/23/2008
| | | | |
Title:
|
FABRICATING A CONTACT RHODIUM STRUCTURE BY ELECTROPLATING AND ELECTROPLATING COMPOSITION
|
|
|
Patent #:
|
|
Issue Dt:
|
12/02/2014
|
Application #:
|
11738032
|
Filing Dt:
|
04/20/2007
|
Publication #:
|
|
Pub Dt:
|
09/27/2007
| | | | |
Title:
|
MAGNETIC MATERIALS HAVING SUPERPARAMAGNETIC PARTICLES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/11/2011
|
Application #:
|
11738142
|
Filing Dt:
|
04/20/2007
|
Publication #:
|
|
Pub Dt:
|
10/23/2008
| | | | |
Title:
|
APPARATUS, SYSTEM, AND METHOD FOR ADAPTER CARD FAILOVER
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11738541
|
Filing Dt:
|
04/23/2007
|
Publication #:
|
|
Pub Dt:
|
10/23/2008
| | | | |
Title:
|
METHOD AND APPARATUS FOR IDENTIFYING BROKEN PINS IN A TEST SOCKET
|
|
|
Patent #:
|
|
Issue Dt:
|
03/01/2011
|
Application #:
|
11738837
|
Filing Dt:
|
04/23/2007
|
Publication #:
|
|
Pub Dt:
|
10/23/2008
| | | | |
Title:
|
PREPARATION OF HIGH QUALITY STRAINED-SEMICONDUCTOR DIRECTLY-ON-INSULATOR SUBSTRATES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/29/2008
|
Application #:
|
11739773
|
Filing Dt:
|
04/25/2007
|
Title:
|
PISTON RESET APPARATUS FOR A MULTICHIP MODULE AND METHOD FOR RESETTING PISTONS IN THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
04/08/2008
|
Application #:
|
11739979
|
Filing Dt:
|
04/25/2007
|
Publication #:
|
|
Pub Dt:
|
08/16/2007
| | | | |
Title:
|
METHOD OF MAKING ELECTRICALLY PROGRAMMABLE FUSE FOR SILICON-ON-INSULATOR (SOI) TECHNOLOGY
|
|
|
Patent #:
|
|
Issue Dt:
|
07/27/2010
|
Application #:
|
11740072
|
Filing Dt:
|
04/25/2007
|
Publication #:
|
|
Pub Dt:
|
04/03/2008
| | | | |
Title:
|
METHOD FOR REDUCING CRYSTAL DEFECTS IN TRANSISTORS WITH RE-GROWN SHALLOW JUNCTIONS BY APPROPRIATELY SELECTING CRYSTALLINE ORIENTATIONS
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11740494
|
Filing Dt:
|
04/26/2007
|
Publication #:
|
|
Pub Dt:
|
11/01/2007
| | | | |
Title:
|
Persistent announcement channel for personal internet communicator
|
|
|
Patent #:
|
|
Issue Dt:
|
05/03/2011
|
Application #:
|
11740556
|
Filing Dt:
|
04/26/2007
|
Publication #:
|
|
Pub Dt:
|
10/30/2008
| | | | |
Title:
|
DISTRIBUTED, FAULT-TOLERANT AND HIGHLY AVAILABLE COMPUTING SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
09/27/2011
|
Application #:
|
11741017
|
Filing Dt:
|
04/27/2007
|
Publication #:
|
|
Pub Dt:
|
10/30/2008
| | | | |
Title:
|
SELECTIVE ETCH OF TIW FOR CAPTURE PAD FORMATION
|
|
|
Patent #:
|
|
Issue Dt:
|
11/04/2008
|
Application #:
|
11741034
|
Filing Dt:
|
04/27/2007
|
Publication #:
|
|
Pub Dt:
|
11/01/2007
| | | | |
Title:
|
METHOD FOR REDUCING OVERLAP CAPACITANCE IN FIELD EFFECT TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/01/2011
|
Application #:
|
11741436
|
Filing Dt:
|
04/27/2007
|
Publication #:
|
|
Pub Dt:
|
08/30/2007
| | | | |
Title:
|
STRUCTURE FOR PERFORMANCE IMPROVEMENT IN VERTICAL BIPOLAR TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/25/2007
|
Application #:
|
11741441
|
Filing Dt:
|
04/27/2007
|
Publication #:
|
|
Pub Dt:
|
08/30/2007
| | | | |
Title:
|
DUAL STRESSED SOI SUBSTRATES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/03/2011
|
Application #:
|
11741555
|
Filing Dt:
|
04/27/2007
|
Publication #:
|
|
Pub Dt:
|
10/30/2008
| | | | |
Title:
|
METHOD AND SYSTEM FOR ADDRESSING NON-FUNCTIONAL CONCERNS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/02/2010
|
Application #:
|
11741845
|
Filing Dt:
|
04/30/2007
|
Publication #:
|
|
Pub Dt:
|
09/06/2007
| | | | |
Title:
|
SYSTEM AND METHOD FOR INTEGRATED CIRCUIT DEVICE DESIGN AND MANUFACTURE USING OPTICAL RULE CHECKING TO SCREEN RESOLUTION ENHANCEMENT TECHNIQUES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/01/2010
|
Application #:
|
11742029
|
Filing Dt:
|
04/30/2007
|
Publication #:
|
|
Pub Dt:
|
10/30/2008
| | | | |
Title:
|
PARALLEL INSTRUCTION PROCESSING AND OPERAND INTEGRITY VERIFICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
11/16/2010
|
Application #:
|
11742095
|
Filing Dt:
|
04/30/2007
|
Publication #:
|
|
Pub Dt:
|
10/30/2008
| | | | |
Title:
|
NON-DESTRUCTIVE, BELOW-SURFACE DEFECT RENDERING USING IMAGE INTENSITY ANALYSIS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/17/2011
|
Application #:
|
11742100
|
Filing Dt:
|
04/30/2007
|
Publication #:
|
|
Pub Dt:
|
10/30/2008
| | | | |
Title:
|
HARDWARE SIMULATION ACCELERATOR DESIGN AND METHOD THAT EXPLOITS A PARALLEL STRUCTURE OF USER MODELS TO SUPPORT A LARGER USER MODEL SIZE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/24/2008
|
Application #:
|
11742147
|
Filing Dt:
|
04/30/2007
|
Publication #:
|
|
Pub Dt:
|
08/30/2007
| | | | |
Title:
|
METHOD OF FABRICATING A BODY CAPACITOR FOR SOI MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
03/01/2011
|
Application #:
|
11742161
|
Filing Dt:
|
04/30/2007
|
Publication #:
|
|
Pub Dt:
|
10/30/2008
| | | | |
Title:
|
STRUCTURE AND METHODS OF PROCESSING FOR SOLDER THERMAL INTERFACE MATERIALS FOR CHIP COOLING
|
|
|
Patent #:
|
|
Issue Dt:
|
11/04/2008
|
Application #:
|
11742180
|
Filing Dt:
|
04/30/2007
|
Publication #:
|
|
Pub Dt:
|
08/30/2007
| | | | |
Title:
|
METHOD OF FORMING VERTICAL FET WITH NANOWIRE CHANNELS AND A SILICIDED BOTTOM CONTACT
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2012
|
Application #:
|
11742227
|
Filing Dt:
|
04/30/2007
|
Publication #:
|
|
Pub Dt:
|
10/30/2008
| | | | |
Title:
|
METHOD AND SYSTEM FOR CAUSAL MODELING AND OUTLIER DETECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
12/20/2011
|
Application #:
|
11742474
|
Filing Dt:
|
04/30/2007
|
Publication #:
|
|
Pub Dt:
|
10/30/2008
| | | | |
Title:
|
METHOD OF PRODUCING UV STABLE LIQUID CRYSTAL ALIGNMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
07/06/2010
|
Application #:
|
11742860
|
Filing Dt:
|
05/01/2007
|
Publication #:
|
|
Pub Dt:
|
11/06/2008
| | | | |
Title:
|
PHASE SELECT CIRCUIT WITH REDUCED HYSTERESIS EFFECT
|
|
|
Patent #:
|
|
Issue Dt:
|
01/18/2011
|
Application #:
|
11744234
|
Filing Dt:
|
05/04/2007
|
Publication #:
|
|
Pub Dt:
|
11/06/2008
| | | | |
Title:
|
CARBON NANOTUBE DIODES AND ELECTROSTATIC DISCHARGE CIRCUITS AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/25/2011
|
Application #:
|
11744980
|
Filing Dt:
|
05/07/2007
|
Publication #:
|
|
Pub Dt:
|
11/13/2008
| | | | |
Title:
|
SYSTEM FOR AND METHOD OF VERIFYING IC AUTHENTICITY
|
|
|
Patent #:
|
|
Issue Dt:
|
10/18/2011
|
Application #:
|
11745688
|
Filing Dt:
|
05/08/2007
|
Publication #:
|
|
Pub Dt:
|
11/13/2008
| | | | |
Title:
|
DETERMINING DIE TEST PROTOCOLS BASED ON PROCESS HEALTH
|
|
|
Patent #:
|
|
Issue Dt:
|
10/27/2009
|
Application #:
|
11745811
|
Filing Dt:
|
05/08/2007
|
Publication #:
|
|
Pub Dt:
|
11/13/2008
| | | | |
Title:
|
SWITCH ARRAY CIRCUIT AND SYSTEM USING PROGRAMMABLE VIA STRUCTURES WITH PHASE CHANGE MATERIALS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/20/2008
|
Application #:
|
11745970
|
Filing Dt:
|
05/08/2007
|
Publication #:
|
|
Pub Dt:
|
09/06/2007
| | | | |
Title:
|
METHOD AND SYSTEM FOR PERFORMING STREAMING OF ENCODED DATA
|
|
|
Patent #:
|
|
Issue Dt:
|
06/21/2011
|
Application #:
|
11746106
|
Filing Dt:
|
05/09/2007
|
Publication #:
|
|
Pub Dt:
|
01/31/2008
| | | | |
Title:
|
METHOD FOR FORMING A STRAINED TRANSISTOR BY STRESS MEMORIZATION BASED ON A STRESSED IMPLANTATION MASK
|
|
|
Patent #:
|
|
Issue Dt:
|
06/07/2011
|
Application #:
|
11746684
|
Filing Dt:
|
05/10/2007
|
Publication #:
|
|
Pub Dt:
|
11/13/2008
| | | | |
Title:
|
USING CRACK ARRESTOR FOR INHIBITING DAMAGE FROM DICING AND CHIP PACKAGING INTERACTION FAILURES IN BACK END OF LINE STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/04/2011
|
Application #:
|
11746759
|
Filing Dt:
|
05/10/2007
|
Publication #:
|
|
Pub Dt:
|
11/13/2008
| | | | |
Title:
|
RESIDUE FREE PATTERNED LAYER FORMATION METHOD APPLICABLE TO CMOS STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/08/2011
|
Application #:
|
11746976
|
Filing Dt:
|
05/10/2007
|
Publication #:
|
|
Pub Dt:
|
11/13/2008
| | | | |
Title:
|
CLOSED-LOOP MODELING OF GATE LEAKAGE FOR FAST SIMULATORS
|
|