|
|
Patent #:
|
|
Issue Dt:
|
03/05/2013
|
Application #:
|
12545216
|
Filing Dt:
|
08/21/2009
|
Publication #:
|
|
Pub Dt:
|
01/14/2010
| | | | |
Title:
|
METHOD FOR MINIMIZING SAMPLE DAMAGE DURING THE ABLATION OF MATERIAL USING A FOCUSED ULTRASHORT PULSED LASER BEAM WHEREIN THE SLOPE OF FLUENCE BREAKDOWN IS A FUNCTION OF THE PULSE WIDTH
|
|
|
Patent #:
|
|
Issue Dt:
|
07/12/2011
|
Application #:
|
12545320
|
Filing Dt:
|
08/21/2009
|
Publication #:
|
|
Pub Dt:
|
02/25/2010
| | | | |
Title:
|
TESTING OF TRANSIMPEDANCE AMPLIFIERS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/23/2013
|
Application #:
|
12545537
|
Filing Dt:
|
08/21/2009
|
Publication #:
|
|
Pub Dt:
|
12/17/2009
| | | | |
Title:
|
REDOX METHOD OF FORMING A COAXIAL PROBE STRUCTURE OF ELONGATED ELECTRICAL CONDUCTORS PROJECTING FROM A SUPPORT STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/29/2012
|
Application #:
|
12546034
|
Filing Dt:
|
08/24/2009
|
Publication #:
|
|
Pub Dt:
|
02/24/2011
| | | | |
Title:
|
GRAPHENE GROWTH ON A CARBON-CONTAINING SEMICONDUCTOR LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
10/29/2013
|
Application #:
|
12546095
|
Filing Dt:
|
08/24/2009
|
Publication #:
|
|
Pub Dt:
|
02/24/2011
| | | | |
Title:
|
Systems and Methods to Respond to Error Detection
|
|
|
Patent #:
|
|
Issue Dt:
|
11/08/2011
|
Application #:
|
12546097
|
Filing Dt:
|
08/24/2009
|
Publication #:
|
|
Pub Dt:
|
02/24/2011
| | | | |
Title:
|
SINGLE AND FEW-LAYER GRAPHENE BASED PHOTODETECTING DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/25/2012
|
Application #:
|
12546290
|
Filing Dt:
|
08/24/2009
|
Publication #:
|
|
Pub Dt:
|
02/24/2011
| | | | |
Title:
|
METHOD FOR JOINT MODELING OF MEAN AND DISPERSION
|
|
|
Patent #:
|
|
Issue Dt:
|
04/19/2011
|
Application #:
|
12546844
|
Filing Dt:
|
08/25/2009
|
Publication #:
|
|
Pub Dt:
|
03/04/2010
| | | | |
Title:
|
OPTICAL COUPLING DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/14/2012
|
Application #:
|
12547224
|
Filing Dt:
|
08/25/2009
|
Publication #:
|
|
Pub Dt:
|
03/03/2011
| | | | |
Title:
|
METHODS FOR FABRICATING MAGNETIC TRANSDUCERS USING POST-DEPOSITION TILTING
|
|
|
Patent #:
|
|
Issue Dt:
|
02/21/2012
|
Application #:
|
12547519
|
Filing Dt:
|
08/26/2009
|
Publication #:
|
|
Pub Dt:
|
09/16/2010
| | | | |
Title:
|
ARRAY OF ALPHA PARTICLE SENSORS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/16/2012
|
Application #:
|
12547526
|
Filing Dt:
|
08/26/2009
|
Publication #:
|
|
Pub Dt:
|
09/16/2010
| | | | |
Title:
|
SOI (SILICON ON INSULATOR) SUBSTRATE IMPROVEMENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/10/2012
|
Application #:
|
12547529
|
Filing Dt:
|
08/26/2009
|
Publication #:
|
|
Pub Dt:
|
09/16/2010
| | | | |
Title:
|
FIELD EFFECT TRANSISTOR WITH AIR GAP DIELECTRIC
|
|
|
Patent #:
|
|
Issue Dt:
|
10/30/2012
|
Application #:
|
12547540
|
Filing Dt:
|
08/26/2009
|
Publication #:
|
|
Pub Dt:
|
10/14/2010
| | | | |
Title:
|
BALL-LIMITING-METALLURGY LAYERS IN SOLDER BALL STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/30/2012
|
Application #:
|
12547566
|
Filing Dt:
|
08/26/2009
|
Publication #:
|
|
Pub Dt:
|
03/03/2011
| | | | |
Title:
|
METHODS AND STRUCTURES FOR CONTROLLING WAFER CURVATURE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/16/2015
|
Application #:
|
12547808
|
Filing Dt:
|
08/26/2009
|
Publication #:
|
|
Pub Dt:
|
03/03/2011
| | | | |
Title:
|
CHEMICALLY AMPLIFIED PHOTORESIST COMPOSITION AND PROCESS FOR ITS USE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/10/2012
|
Application #:
|
12548033
|
Filing Dt:
|
08/26/2009
|
Publication #:
|
|
Pub Dt:
|
03/03/2011
| | | | |
Title:
|
METHOD, STRUCTURE, AND DESIGN STRUCTURE FOR A THROUGH-SILICON-VIA WILKINSON POWER DIVIDER
|
|
|
Patent #:
|
|
Issue Dt:
|
05/17/2011
|
Application #:
|
12548428
|
Filing Dt:
|
08/27/2009
|
Publication #:
|
|
Pub Dt:
|
12/24/2009
| | | | |
Title:
|
SPIN-CURRENT SWITCHED MAGNETIC MEMORY ELEMENT SUITABLE FOR CIRCUIT INTEGRATION AND METHOD OF FABRICATING THE MEMORY ELEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
02/19/2013
|
Application #:
|
12548484
|
Filing Dt:
|
08/27/2009
|
Publication #:
|
|
Pub Dt:
|
03/03/2011
| | | | |
Title:
|
INTERDIGITATED VERTICAL PARALLEL CAPACITOR
|
|
|
Patent #:
|
|
Issue Dt:
|
10/29/2013
|
Application #:
|
12548697
|
Filing Dt:
|
08/27/2009
|
Publication #:
|
|
Pub Dt:
|
03/03/2011
| | | | |
Title:
|
INTEGRATED CIRCUIT SWITCHES, DESIGN STRUCTURE AND METHODS OF FABRICATING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
05/15/2012
|
Application #:
|
12548977
|
Filing Dt:
|
08/27/2009
|
Publication #:
|
|
Pub Dt:
|
03/03/2011
| | | | |
Title:
|
HOLD TRANSITION FAULT MODEL AND TEST GENERATION METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
06/14/2011
|
Application #:
|
12549287
|
Filing Dt:
|
08/27/2009
|
Publication #:
|
|
Pub Dt:
|
02/18/2010
| | | | |
Title:
|
HYDRAZINE-FREE SOLUTION DEPOSITION OF CHALCOGENIDE FILMS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/16/2011
|
Application #:
|
12549292
|
Filing Dt:
|
08/27/2009
|
Publication #:
|
|
Pub Dt:
|
01/28/2010
| | | | |
Title:
|
HYDRAZINE-FREE SOLUTION DEPOSITION OF CHALCOGENIDE FILMS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/08/2011
|
Application #:
|
12549297
|
Filing Dt:
|
08/27/2009
|
Publication #:
|
|
Pub Dt:
|
02/18/2010
| | | | |
Title:
|
HYDRAZINE-FREE SOLUTION DEPOSITION OF CHALCOGENIDE FILMS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/13/2012
|
Application #:
|
12549306
|
Filing Dt:
|
08/27/2009
|
Publication #:
|
|
Pub Dt:
|
02/18/2010
| | | | |
Title:
|
HYDRAZINE-FREE SOLUTION DEPOSITION OF CHALCOGENIDE FILMS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/15/2011
|
Application #:
|
12549740
|
Filing Dt:
|
08/28/2009
|
Publication #:
|
|
Pub Dt:
|
03/03/2011
| | | | |
Title:
|
CONTENT ADDRESSABLE MEMORY ARRAY PROGRAMMED TO PERFORM LOGIC OPERATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/08/2011
|
Application #:
|
12549752
|
Filing Dt:
|
08/28/2009
|
Publication #:
|
|
Pub Dt:
|
03/03/2011
| | | | |
Title:
|
CONTENT ADDRESSABLE MEMORY ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
05/24/2011
|
Application #:
|
12549772
|
Filing Dt:
|
08/28/2009
|
Publication #:
|
|
Pub Dt:
|
03/03/2011
| | | | |
Title:
|
CONTENT ADDRESSABLE MEMORY REFERENCE CLOCK
|
|
|
Patent #:
|
|
Issue Dt:
|
10/09/2012
|
Application #:
|
12549997
|
Filing Dt:
|
08/28/2009
|
Publication #:
|
|
Pub Dt:
|
03/03/2011
| | | | |
Title:
|
SINGLE MASK ADDER PHASE CHANGE MEMORY ELEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
04/19/2011
|
Application #:
|
12550014
|
Filing Dt:
|
08/28/2009
|
Publication #:
|
|
Pub Dt:
|
03/03/2011
| | | | |
Title:
|
WAFER BONDED ACCESS DEVICE FOR MULTI-LAYER PHASE CHANGE MEMORY USING LOCK-AND-KEY ALIGNMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
10/09/2012
|
Application #:
|
12550048
|
Filing Dt:
|
08/28/2009
|
Publication #:
|
|
Pub Dt:
|
03/03/2011
| | | | |
Title:
|
FLAT LOWER BOTTOM ELECTRODE FOR PHASE CHANGE MEMORY CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
09/06/2011
|
Application #:
|
12550062
|
Filing Dt:
|
08/28/2009
|
Publication #:
|
|
Pub Dt:
|
03/03/2011
| | | | |
Title:
|
CHEMICAL MECHANICAL POLISHING STOP LAYER FOR FULLY AMORPHOUS PHASE CHANGE MEMORY PORE CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
08/14/2012
|
Application #:
|
12550419
|
Filing Dt:
|
08/31/2009
|
Publication #:
|
|
Pub Dt:
|
12/24/2009
| | | | |
Title:
|
METHOD OF VERIFICATION OF ADDRESS TRANSLATION MECHANISMS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/12/2012
|
Application #:
|
12550494
|
Filing Dt:
|
08/31/2009
|
Publication #:
|
|
Pub Dt:
|
12/24/2009
| | | | |
Title:
|
SILICON-ON-INSULATOR STRUCTURES FOR THROUGH VIA IN SILICON CARRIERS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/21/2012
|
Application #:
|
12550543
|
Filing Dt:
|
08/31/2009
|
Publication #:
|
|
Pub Dt:
|
03/03/2011
| | | | |
Title:
|
STRUCTURE WITH REDUCED FRINGE CAPACITANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/26/2011
|
Application #:
|
12550571
|
Filing Dt:
|
08/31/2009
|
Publication #:
|
|
Pub Dt:
|
03/04/2010
| | | | |
Title:
|
SYSTEMS AND METHODS FOR STRUCTURAL CLUSTERING OF TIME SEQUENCES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/30/2012
|
Application #:
|
12550640
|
Filing Dt:
|
08/31/2009
|
Publication #:
|
|
Pub Dt:
|
03/03/2011
| | | | |
Title:
|
IMAGE SENSOR, METHOD AND DESIGN STRUCTURE INCLUDING NON-PLANAR REFLECTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
07/10/2012
|
Application #:
|
12550658
|
Filing Dt:
|
08/31/2009
|
Publication #:
|
|
Pub Dt:
|
09/16/2010
| | | | |
Title:
|
LATERAL HYPERABRUPT JUNCTION VARACTOR DIODE IN AN SOI SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/30/2013
|
Application #:
|
12550683
|
Filing Dt:
|
08/31/2009
|
Publication #:
|
|
Pub Dt:
|
03/03/2011
| | | | |
Title:
|
PHOTO-PATTERNABLE DIELECTRIC MATERIALS AND FORMULATIONS AND METHODS OF USE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/16/2012
|
Application #:
|
12550857
|
Filing Dt:
|
08/31/2009
|
Publication #:
|
|
Pub Dt:
|
03/03/2011
| | | | |
Title:
|
TUNNEL FIELD EFFECT DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/27/2011
|
Application #:
|
12551191
|
Filing Dt:
|
08/31/2009
|
Publication #:
|
|
Pub Dt:
|
03/03/2011
| | | | |
Title:
|
OPTIMIZING CONSUMPTION OF RESOURCES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/04/2012
|
Application #:
|
12551297
|
Filing Dt:
|
08/31/2009
|
Publication #:
|
|
Pub Dt:
|
03/03/2011
| | | | |
Title:
|
RECOVERING THE STRUCTURE OF SPARSE MARKOV NETWORKS FROM HIGH-DIMENSIONAL DATA
|
|
|
Patent #:
|
|
Issue Dt:
|
11/19/2013
|
Application #:
|
12551631
|
Filing Dt:
|
09/01/2009
|
Publication #:
|
|
Pub Dt:
|
12/24/2009
| | | | |
Title:
|
THREE-TERMINAL CASCADE SWITCH FOR CONTROLLING STATIC POWER CONSUMPTION IN INTEGRATED CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/27/2012
|
Application #:
|
12551643
|
Filing Dt:
|
09/01/2009
|
Publication #:
|
|
Pub Dt:
|
12/31/2009
| | | | |
Title:
|
THREE-TERMINAL CASCADE SWITCH FOR CONTROLLING STATIC POWER CONSUMPTION IN INTEGRATED CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/01/2013
|
Application #:
|
12551777
|
Filing Dt:
|
09/01/2009
|
Publication #:
|
|
Pub Dt:
|
03/03/2011
| | | | |
Title:
|
EQUIVALENT DEVICE STATISTICAL MODELING FOR BITLINE LEAKAGE MODELING
|
|
|
Patent #:
|
|
Issue Dt:
|
08/07/2012
|
Application #:
|
12552317
|
Filing Dt:
|
09/02/2009
|
Publication #:
|
|
Pub Dt:
|
09/23/2010
| | | | |
Title:
|
ON-CHIP CAPACITORS WITH A VARIABLE CAPACITANCE FOR A RADIOFREQUENCY INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
04/17/2012
|
Application #:
|
12552333
|
Filing Dt:
|
09/02/2009
|
Publication #:
|
|
Pub Dt:
|
04/01/2010
| | | | |
Title:
|
ASYMMETRIC TRANSISTOR DEVICES FORMED BY ASYMMETRIC SPACERS AND TILTED IMPLANTATION
|
|
|
Patent #:
|
|
Issue Dt:
|
07/30/2013
|
Application #:
|
12552354
|
Filing Dt:
|
09/02/2009
|
Publication #:
|
|
Pub Dt:
|
09/16/2010
| | | | |
Title:
|
TRENCH GENERATED DEVICE STRUCTURES AND DESIGN STRUCTURES FOR RADIOFREQUENCY AND BICMOS INTEGRATED CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/29/2013
|
Application #:
|
12552387
|
Filing Dt:
|
09/02/2009
|
Publication #:
|
|
Pub Dt:
|
03/03/2011
| | | | |
Title:
|
MULTI-MODE MULTIPLEXING USING STAGED COUPLING AND QUASI-PHASE-MATCHING
|
|
|
Patent #:
|
|
Issue Dt:
|
08/19/2014
|
Application #:
|
12552411
|
Filing Dt:
|
09/02/2009
|
Publication #:
|
|
Pub Dt:
|
03/03/2011
| | | | |
Title:
|
Method of Making an Electronic Package
|
|
|
Patent #:
|
|
Issue Dt:
|
09/13/2011
|
Application #:
|
12552548
|
Filing Dt:
|
09/02/2009
|
Publication #:
|
|
Pub Dt:
|
04/01/2010
| | | | |
Title:
|
TRANSISTOR HAVING A HIGH-K METAL GATE STACK AND A COMPRESSIVELY STRESSED CHANNEL
|
|
|
Patent #:
|
|
Issue Dt:
|
10/08/2013
|
Application #:
|
12553224
|
Filing Dt:
|
09/03/2009
|
Publication #:
|
|
Pub Dt:
|
03/03/2011
| | | | |
Title:
|
VERIFICATION OF SOFT ERROR RESILIENCE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/18/2011
|
Application #:
|
12553265
|
Filing Dt:
|
09/03/2009
|
Publication #:
|
|
Pub Dt:
|
03/03/2011
| | | | |
Title:
|
STRUCTURES OF AND METHODS AND TOOLS FOR FORMING IN-SITU METALLIC/DIELECTRIC CAPS FOR INTERCONNECTS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/06/2012
|
Application #:
|
12553400
|
Filing Dt:
|
09/03/2009
|
Publication #:
|
|
Pub Dt:
|
03/03/2011
| | | | |
Title:
|
ADVANCED MEMORY DEVICE HAVING IMPROVED PERFORMANCE, REDUCED POWER AND INCREASED RELIABILITY
|
|
|
Patent #:
|
|
Issue Dt:
|
07/31/2012
|
Application #:
|
12553457
|
Filing Dt:
|
09/03/2009
|
Publication #:
|
|
Pub Dt:
|
09/30/2010
| | | | |
Title:
|
VARIABLE DYNAMIC RANGE PIXEL SENSOR CELL, DESIGN STRUCTURE AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
02/24/2015
|
Application #:
|
12553475
|
Filing Dt:
|
09/03/2009
|
Publication #:
|
|
Pub Dt:
|
04/01/2010
| | | | |
Title:
|
SEMICONDUCTOR DEVICE COMPRISING A BURIED POLY RESISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
10/15/2013
|
Application #:
|
12553486
|
Filing Dt:
|
09/03/2009
|
Publication #:
|
|
Pub Dt:
|
03/03/2011
| | | | |
Title:
|
METHOD AND SYSTEM TO DISCOVER POSSIBLE PROGRAM VARIABLE VALUES BY CONNECTING PROGRAM VALUE EXTRACTION WITH EXTERNAL DATA SOURCES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/15/2012
|
Application #:
|
12553505
|
Filing Dt:
|
09/03/2009
|
Publication #:
|
|
Pub Dt:
|
01/21/2010
| | | | |
Title:
|
DIFFERENTIAL ALTERNATING PHASE SHIFT MASK OPTIMIZATION
|
|
|
Patent #:
|
|
Issue Dt:
|
01/08/2013
|
Application #:
|
12554175
|
Filing Dt:
|
09/04/2009
|
Publication #:
|
|
Pub Dt:
|
03/10/2011
| | | | |
Title:
|
METHOD OF FORMING SELF-ASSEMBLED PATTERNS USING BLOCK COPOLYMERS, AND ARTICLES THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
05/15/2012
|
Application #:
|
12555337
|
Filing Dt:
|
09/08/2009
|
Publication #:
|
|
Pub Dt:
|
03/10/2011
| | | | |
Title:
|
METHOD AND SYSTEM FOR PROBLEM DETERMINATION USING PROBE COLLECTIONS AND PROBLEM CLASSIFICATION FOR THE TECHNICAL SUPPORT SERVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/07/2012
|
Application #:
|
12555350
|
Filing Dt:
|
09/08/2009
|
Publication #:
|
|
Pub Dt:
|
12/31/2009
| | | | |
Title:
|
CMOS DEVICES INCORPORATING HYBRID ORIENTATION TECHNOLOGY (HOT) WITH EMBEDDED CONNECTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2012
|
Application #:
|
12555879
|
Filing Dt:
|
09/09/2009
|
Publication #:
|
|
Pub Dt:
|
04/01/2010
| | | | |
Title:
|
TRANSISTOR DEVICE COMPRISING AN ASYMMETRIC EMBEDDED SEMICONDUCTOR ALLOY
|
|
|
Patent #:
|
|
Issue Dt:
|
01/31/2012
|
Application #:
|
12556198
|
Filing Dt:
|
09/09/2009
|
Publication #:
|
|
Pub Dt:
|
03/10/2011
| | | | |
Title:
|
IN VIA FORMED PHASE CHANGE MEMORY CELL WITH RECESSED PILLAR HEATER
|
|
|
Patent #:
|
|
Issue Dt:
|
04/12/2011
|
Application #:
|
12556335
|
Filing Dt:
|
09/09/2009
|
Publication #:
|
|
Pub Dt:
|
09/02/2010
| | | | |
Title:
|
METHOD OF CONTROLLING THE COMPOSITION OF A PHOTOVOLTAIC THIN FILM
|
|
|
Patent #:
|
|
Issue Dt:
|
03/01/2011
|
Application #:
|
12556604
|
Filing Dt:
|
09/10/2009
|
Publication #:
|
|
Pub Dt:
|
03/10/2011
| | | | |
Title:
|
DEVICE HAVING SELF-ALIGNED DOUBLE GATE FORMED BY BACKSIDE ENGINEERING, AND DEVICE HAVING SUPER-STEEP RETROGRADED ISLAND
|
|
|
Patent #:
|
|
Issue Dt:
|
02/22/2011
|
Application #:
|
12557139
|
Filing Dt:
|
09/10/2009
|
Publication #:
|
|
Pub Dt:
|
03/10/2011
| | | | |
Title:
|
ADAPTIVE COMMON MODE BIAS FOR DIFFERENTIAL AMPLIFIER INPUT CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/23/2011
|
Application #:
|
12557557
|
Filing Dt:
|
09/11/2009
|
Publication #:
|
|
Pub Dt:
|
01/07/2010
| | | | |
Title:
|
BIPOLAR TRANSISTOR WITH SILICIDED SUB-COLLECTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
04/30/2013
|
Application #:
|
12557855
|
Filing Dt:
|
09/11/2009
|
Publication #:
|
|
Pub Dt:
|
03/17/2011
| | | | |
Title:
|
SCHEMATIC WIRE ANNOTATION TOOL
|
|
|
Patent #:
|
|
Issue Dt:
|
07/31/2012
|
Application #:
|
12558839
|
Filing Dt:
|
09/14/2009
|
Publication #:
|
|
Pub Dt:
|
03/17/2011
| | | | |
Title:
|
SEMICONDUCTOR STRUCTURE HAVING VARACTOR WITH PARALLEL DC PATH ADJACENT THERETO
|
|
|
Patent #:
|
|
Issue Dt:
|
11/23/2010
|
Application #:
|
12559052
|
Filing Dt:
|
09/14/2009
|
Title:
|
SPRAY PYROLYSIS FOR LARGE-SCALE PRODUCTION OF CHALCOPYRITE ABSORBER LAYER IN PHOTOVOLTAIC DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/26/2011
|
Application #:
|
12559115
|
Filing Dt:
|
09/14/2009
|
Publication #:
|
|
Pub Dt:
|
03/17/2011
| | | | |
Title:
|
PLANARIZATION STOP LAYER IN PHASE CHANGE MEMORY INTEGRATION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/04/2011
|
Application #:
|
12560031
|
Filing Dt:
|
09/15/2009
|
Publication #:
|
|
Pub Dt:
|
03/17/2011
| | | | |
Title:
|
DEVICE AND METHOD FOR PROVIDING AN INTEGRATED CIRCUIT WITH A UNIQUE INDENTIFICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
06/07/2011
|
Application #:
|
12560878
|
Filing Dt:
|
09/16/2009
|
Publication #:
|
|
Pub Dt:
|
03/17/2011
| | | | |
Title:
|
LARGE GRAIN SIZE CONDUCTIVE STRUCTURE FOR NARROW INTERCONNECT OPENINGS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/27/2011
|
Application #:
|
12560938
|
Filing Dt:
|
09/16/2009
|
Publication #:
|
|
Pub Dt:
|
03/17/2011
| | | | |
Title:
|
THIN BODY SEMICONDUCTOR DEVICES HAVING IMPROVED CONTACT RESISTANCE AND METHODS FOR THE FABRICATION THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2012
|
Application #:
|
12561581
|
Filing Dt:
|
09/17/2009
|
Publication #:
|
|
Pub Dt:
|
03/17/2011
| | | | |
Title:
|
STRUCTURES, DESIGN STRUCTURES AND METHODS OF FABRICATING GLOBAL SHUTTER PIXEL SENSOR CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/21/2012
|
Application #:
|
12561685
|
Filing Dt:
|
09/17/2009
|
Publication #:
|
|
Pub Dt:
|
03/17/2011
| | | | |
Title:
|
EMBEDDED SILICON GERMANIUM SOURCE DRAIN STRUCTURE WITH REDUCED SILICIDE ENCROACHMENT AND CONTACT RESISTANCE AND ENHANCED CHANNEL MOBILITY
|
|
|
Patent #:
|
|
Issue Dt:
|
08/14/2012
|
Application #:
|
12561694
|
Filing Dt:
|
09/17/2009
|
Publication #:
|
|
Pub Dt:
|
03/17/2011
| | | | |
Title:
|
MOSFET WITH A NANOWIRE CHANNEL AND FULLY SILICIDED (FUSI) WRAPPED AROUND GATE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/08/2011
|
Application #:
|
12561701
|
Filing Dt:
|
09/17/2009
|
Publication #:
|
|
Pub Dt:
|
05/06/2010
| | | | |
Title:
|
REDUCED WAFER WARPAGE IN SEMICONDUCTORS BY STRESS ENGINEERING IN THE METALLIZATION SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
07/31/2012
|
Application #:
|
12561704
|
Filing Dt:
|
09/17/2009
|
Publication #:
|
|
Pub Dt:
|
03/17/2011
| | | | |
Title:
|
STRUCTURE WITH ISOTROPIC SILICON RECESS PROFILE IN NANOSCALE DIMENSIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/01/2011
|
Application #:
|
12561708
|
Filing Dt:
|
09/17/2009
|
Publication #:
|
|
Pub Dt:
|
03/17/2011
| | | | |
Title:
|
METHOD FOR SELF-ALIGNING A STOP LAYER TO A REPLACEMENT GATE FOR SELF-ALIGNED CONTACT INTEGRATION
|
|
|
Patent #:
|
|
Issue Dt:
|
05/24/2011
|
Application #:
|
12561880
|
Filing Dt:
|
09/17/2009
|
Publication #:
|
|
Pub Dt:
|
03/17/2011
| | | | |
Title:
|
DUAL DIELECTRIC TRI-GATE FIELD EFFECT TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
02/01/2011
|
Application #:
|
12562262
|
Filing Dt:
|
09/18/2009
|
Publication #:
|
|
Pub Dt:
|
01/14/2010
| | | | |
Title:
|
VIRTUALIZING AN IOMMU
|
|
|
Patent #:
|
|
Issue Dt:
|
04/17/2012
|
Application #:
|
12562419
|
Filing Dt:
|
09/18/2009
|
Publication #:
|
|
Pub Dt:
|
03/24/2011
| | | | |
Title:
|
METHOD OF FABRICATING A TRENCH-GENERATED TRANSISTOR STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/11/2012
|
Application #:
|
12562540
|
Filing Dt:
|
09/18/2009
|
Publication #:
|
|
Pub Dt:
|
03/24/2011
| | | | |
Title:
|
SYSTEM TO REDUCE THE TIME AND COMPLEXITY OF SELF CONFIGURING SYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/22/2013
|
Application #:
|
12562556
|
Filing Dt:
|
09/18/2009
|
Publication #:
|
|
Pub Dt:
|
05/06/2010
| | | | |
Title:
|
METHOD AND DEVICE FOR FABRICATING BONDING WIRES ON THE BASIS OF MICROELECTRONIC MANUFACTURING TECHNIQUES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/27/2013
|
Application #:
|
12562659
|
Filing Dt:
|
09/18/2009
|
Publication #:
|
|
Pub Dt:
|
03/24/2011
| | | | |
Title:
|
METHOD TO COMPUTE WAIT TIME
|
|
|
Patent #:
|
|
Issue Dt:
|
02/09/2016
|
Application #:
|
12562849
|
Filing Dt:
|
09/18/2009
|
Publication #:
|
|
Pub Dt:
|
03/24/2011
| | | | |
Title:
|
SEMICONDUCTOR STRUCTURES AND METHODS FOR FORMING ISOLATION BETWEEN FIN STRUCTURES OF FINFET DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/26/2011
|
Application #:
|
12562873
|
Filing Dt:
|
09/18/2009
|
Publication #:
|
|
Pub Dt:
|
03/24/2011
| | | | |
Title:
|
METHOD FOR FABRICATING A SEMICONDUCTOR DEVICE HAVING A SEMICONDUCTIVE RESISTOR STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/25/2012
|
Application #:
|
12563021
|
Filing Dt:
|
09/18/2009
|
Publication #:
|
|
Pub Dt:
|
03/24/2011
| | | | |
Title:
|
AUTOMATIC POSITIONING OF GATE ARRAY CIRCUITS IN AN INTEGRATED CIRCUIT DESIGN
|
|
|
Patent #:
|
|
Issue Dt:
|
02/15/2011
|
Application #:
|
12563183
|
Filing Dt:
|
09/21/2009
|
Title:
|
HYBRID SUPERCONDUCTOR-OPTICAL QUANTUM REPEATER
|
|
|
Patent #:
|
|
Issue Dt:
|
06/25/2013
|
Application #:
|
12563186
|
Filing Dt:
|
09/21/2009
|
Publication #:
|
|
Pub Dt:
|
03/24/2011
| | | | |
Title:
|
MEMORY LEAK MONITORING SYSTEM AND ASSOCIATED METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/28/2012
|
Application #:
|
12563553
|
Filing Dt:
|
09/21/2009
|
Publication #:
|
|
Pub Dt:
|
03/24/2011
| | | | |
Title:
|
LOCAL BOTTOM GATES FOR GRAPHENE AND CARBON NANOTUBE DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/28/2011
|
Application #:
|
12563610
|
Filing Dt:
|
09/21/2009
|
Publication #:
|
|
Pub Dt:
|
03/24/2011
| | | | |
Title:
|
BIDIRECTIONAL ELECTROSTATIC DISCHARGE PROTECTION STRUCTURE FOR HIGH VOLTAGE APPLICATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2012
|
Application #:
|
12564061
|
Filing Dt:
|
09/22/2009
|
Publication #:
|
|
Pub Dt:
|
03/24/2011
| | | | |
Title:
|
METHOD AND SYSTEM FOR DESIGN AND MODELING OF TRANSMISSION LINES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/07/2012
|
Application #:
|
12564482
|
Filing Dt:
|
09/22/2009
|
Publication #:
|
|
Pub Dt:
|
01/14/2010
| | | | |
Title:
|
DUAL-DAMASCENE PROCESS TO FABRICATE THICK WIRE STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/15/2011
|
Application #:
|
12564570
|
Filing Dt:
|
09/22/2009
|
Title:
|
LOW-VOLTAGE CMOS ERROR AMPLIFIER WITH IMPLICIT REFERENCE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/08/2013
|
Application #:
|
12564931
|
Filing Dt:
|
09/23/2009
|
Publication #:
|
|
Pub Dt:
|
03/24/2011
| | | | |
Title:
|
MODEL GENERATION BASED ON A CONSTRAINT AND AN INITIAL MODEL
|
|
|
Patent #:
|
|
Issue Dt:
|
06/12/2012
|
Application #:
|
12565020
|
Filing Dt:
|
09/23/2009
|
Publication #:
|
|
Pub Dt:
|
05/06/2010
| | | | |
Title:
|
STRESS TRANSFER ENHANCEMENT IN TRANSISTORS BY A LATE GATE RE-CRYSTALLIZATION
|
|
|
Patent #:
|
|
Issue Dt:
|
09/20/2011
|
Application #:
|
12566004
|
Filing Dt:
|
09/24/2009
|
Publication #:
|
|
Pub Dt:
|
03/24/2011
| | | | |
Title:
|
HIGH-PERFORMANCE FETS WITH EMBEDDED STRESSORS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/23/2015
|
Application #:
|
12566255
|
Filing Dt:
|
09/24/2009
|
Publication #:
|
|
Pub Dt:
|
03/24/2011
| | | | |
Title:
|
Parallel Processing of ETL Jobs Involving Extensible Markup Language Documents
|
|
|
Patent #:
|
|
Issue Dt:
|
02/28/2012
|
Application #:
|
12566430
|
Filing Dt:
|
09/24/2009
|
Publication #:
|
|
Pub Dt:
|
03/24/2011
| | | | |
Title:
|
ADJUSTABLE WRITE BINS FOR MULTI-LEVEL ANALOG MEMORIES
|
|