Total properties:
27
|
|
Patent #:
|
|
Issue Dt:
|
09/13/2005
|
Application #:
|
10648272
|
Filing Dt:
|
08/27/2003
|
Publication #:
|
|
Pub Dt:
|
03/04/2004
| | | | |
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE, AND ADJUSTMENT METHOD OF SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
10790176
|
Filing Dt:
|
03/02/2004
|
Publication #:
|
|
Pub Dt:
|
09/30/2004
| | | | |
Title:
|
Inter-bus communication interface device and data security device
|
|
|
Patent #:
|
|
Issue Dt:
|
10/24/2006
|
Application #:
|
10889245
|
Filing Dt:
|
07/12/2004
|
Title:
|
POWER ON RESET CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/06/2007
|
Application #:
|
10978045
|
Filing Dt:
|
10/29/2004
|
Title:
|
VARIABLE CAPACITANCE CHARGE PUMP SYSTEM AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
11/03/2009
|
Application #:
|
11036395
|
Filing Dt:
|
01/18/2005
|
Publication #:
|
|
Pub Dt:
|
10/06/2005
| | | | |
Title:
|
MICROCOMPUTER CAPABLE OF MONITORING INTERNAL MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
03/15/2011
|
Application #:
|
11167310
|
Filing Dt:
|
06/28/2005
|
Publication #:
|
|
Pub Dt:
|
01/05/2006
| | | | |
Title:
|
SEMICONDUCTOR DEVICE HAVING A DYNAMICALLY RECONFIGURABLE CIRCUIT CONFIGURATION
|
|
|
Patent #:
|
|
Issue Dt:
|
07/07/2009
|
Application #:
|
11187650
|
Filing Dt:
|
07/22/2005
|
Publication #:
|
|
Pub Dt:
|
01/26/2006
| | | | |
Title:
|
CONTROLLER, DATA MEMORY SYSTEM, DATA REWRITING METHOD, AND COMPUTER PROGRAM PRODUCT
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11198225
|
Filing Dt:
|
08/08/2005
|
Publication #:
|
|
Pub Dt:
|
12/08/2005
| | | | |
Title:
|
Semiconductor integrated circuit device, and adjustment method of semiconductor integrated circuit device
|
|
|
Patent #:
|
|
Issue Dt:
|
06/08/2010
|
Application #:
|
11390131
|
Filing Dt:
|
03/28/2006
|
Publication #:
|
|
Pub Dt:
|
03/29/2007
| | | | |
Title:
|
ENHANCED PROCESSOR ELEMENT STRUCTURE IN A RECONFIGURABLE INTEGRATED CIRCUIT DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/24/2010
|
Application #:
|
11442971
|
Filing Dt:
|
05/31/2006
|
Publication #:
|
|
Pub Dt:
|
08/23/2007
| | | | |
Title:
|
RECONFIGURABLE CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
12/02/2008
|
Application #:
|
11444401
|
Filing Dt:
|
06/01/2006
|
Publication #:
|
|
Pub Dt:
|
09/28/2006
| | | | |
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE, AND ADJUSTMENT METHOD OF SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/08/2009
|
Application #:
|
11607090
|
Filing Dt:
|
12/01/2006
|
Publication #:
|
|
Pub Dt:
|
06/14/2007
| | | | |
Title:
|
NONVOLATILE SEMICONDUCTOR MEMORY HAVING VOLTAGE ADJUSTING CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
05/17/2011
|
Application #:
|
11644535
|
Filing Dt:
|
12/22/2006
|
Title:
|
REVERSE MIM CAPACITOR
|
|
|
Patent #:
|
|
Issue Dt:
|
06/09/2009
|
Application #:
|
11839632
|
Filing Dt:
|
08/16/2007
|
Publication #:
|
|
Pub Dt:
|
02/21/2008
| | | | |
Title:
|
SENSE AMPLIFIER WITH LEAKAGE TESTING AND READ DEBUG CAPABILITY
|
|
|
Patent #:
|
|
Issue Dt:
|
09/11/2012
|
Application #:
|
11954622
|
Filing Dt:
|
12/12/2007
|
Publication #:
|
|
Pub Dt:
|
06/19/2008
| | | | |
Title:
|
MEMORY INTERFACE CONFIGURABLE FOR ASYNCHRONOUS AND SYNCHRONOUS OPERATION AND FOR ACCESSING STORAGE FROM ANY CLOCK DOMAIN
|
|
|
Patent #:
|
|
Issue Dt:
|
12/17/2013
|
Application #:
|
12549708
|
Filing Dt:
|
08/28/2009
|
Publication #:
|
|
Pub Dt:
|
12/24/2009
| | | | |
Title:
|
PROCESSOR SYSTEM OPTIMIZATION SUPPORTING APPARATUS AND SUPPORTING METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
09/09/2014
|
Application #:
|
12580993
|
Filing Dt:
|
10/16/2009
|
Publication #:
|
|
Pub Dt:
|
10/21/2010
| | | | |
Title:
|
INTER-BUS COMMUNICATION INTERFACE DEVICE AND DATA SECURITY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/19/2013
|
Application #:
|
13024979
|
Filing Dt:
|
02/10/2011
|
Publication #:
|
|
Pub Dt:
|
10/06/2011
| | | | |
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/17/2013
|
Application #:
|
13046640
|
Filing Dt:
|
03/11/2011
|
Title:
|
REVERSE MIM CAPACITOR
|
|
|
Patent #:
|
|
Issue Dt:
|
08/15/2017
|
Application #:
|
13312929
|
Filing Dt:
|
12/06/2011
|
Publication #:
|
|
Pub Dt:
|
06/15/2017
| | | | |
Title:
|
MEMORY INTERFACE CONFIGURABLE FOR ASYNCHRONOUS AND SYNCHRONOUS OPERATION AND FOR ACCESSING STORAGE FROM ANY CLOCK
|
|
|
Patent #:
|
|
Issue Dt:
|
05/20/2014
|
Application #:
|
13490163
|
Filing Dt:
|
06/06/2012
|
Publication #:
|
|
Pub Dt:
|
12/13/2012
| | | | |
Title:
|
GENERATION OF VOLTAGE SUPPLY FOR LOW POWER DIGITAL CIRCUIT OPERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/03/2015
|
Application #:
|
14091470
|
Filing Dt:
|
11/27/2013
|
Publication #:
|
|
Pub Dt:
|
03/27/2014
| | | | |
Title:
|
PROCESSOR SYSTEM OPTIMIZATION
|
|
|
Patent #:
|
|
Issue Dt:
|
06/28/2016
|
Application #:
|
14297200
|
Filing Dt:
|
06/05/2014
|
Publication #:
|
|
Pub Dt:
|
09/25/2014
| | | | |
Title:
|
Inter-Bus Communication Interface Device
|
|
|
Patent #:
|
|
Issue Dt:
|
12/13/2016
|
Application #:
|
15087573
|
Filing Dt:
|
03/31/2016
|
Title:
|
INTEGRATED CIRCUIT DEVICE WITH ON-BOARD CALIBRATION OF SIGNAL GENERATOR CIRCUITS, AND RELATED METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/10/2018
|
Application #:
|
15181201
|
Filing Dt:
|
06/13/2016
|
Publication #:
|
|
Pub Dt:
|
12/15/2016
| | | | |
Title:
|
SECURITY NETWORK CONTROLLER
|
|
|
Patent #:
|
|
Issue Dt:
|
10/29/2019
|
Application #:
|
15273426
|
Filing Dt:
|
09/22/2016
|
Publication #:
|
|
Pub Dt:
|
01/12/2017
| | | | |
Title:
|
MEMORY INTERFACE CONFIGURABLE FOR ASYNCHRONOUS AND SYNCHRONOUS OPERATION AND FOR ACCESSING STORAGE FROM ANY CLOCK DOMAIN
|
|
|
Patent #:
|
|
Issue Dt:
|
03/31/2020
|
Application #:
|
15897867
|
Filing Dt:
|
02/15/2018
|
Publication #:
|
|
Pub Dt:
|
10/11/2018
| | | | |
Title:
|
SECURITY NETWORK CONTROLLER
|
|