|
Total properties:
16
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/11/2018
|
Application #:
|
14740841
|
Filing Dt:
|
06/16/2015
|
|
Publication #:
|
|
Pub Dt:
|
12/22/2016
| | | | |
|
Title:
|
MIXED-RADIX CARRY-LOOKAHEAD ADDER ARCHITECTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/18/2017
|
Application #:
|
14877550
|
Filing Dt:
|
10/07/2015
|
|
Publication #:
|
|
Pub Dt:
|
04/13/2017
| | | | |
|
Title:
|
DEVICES WITH AN ARRAY OF SUPERCONDUCTING LOGIC CELLS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/05/2018
|
Application #:
|
14883237
|
Filing Dt:
|
10/14/2015
|
|
Publication #:
|
|
Pub Dt:
|
07/13/2017
| | | | |
|
Title:
|
SUPERCONDUCTING LOGIC COMPATIBLE PHASE SHIFTER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/10/2017
|
Application #:
|
14919588
|
Filing Dt:
|
10/21/2015
|
|
Title:
|
PHASE-MODE BASED SUPERCONDUCTING LOGIC
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/01/2017
|
Application #:
|
15099802
|
Filing Dt:
|
04/15/2016
|
|
Title:
|
CLOCK DISTRIBUTION NETWORK FOR A SUPERCONDUCTING INTEGRATED CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/04/2017
|
Application #:
|
15135635
|
Filing Dt:
|
04/22/2016
|
|
Title:
|
MEMORY SYSTEM WITH A CONTENT ADDRESSABLE SUPERCONDUCTING MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/06/2018
|
Application #:
|
15361411
|
Filing Dt:
|
11/26/2016
|
|
Publication #:
|
|
Pub Dt:
|
04/27/2017
| | | | |
|
Title:
|
PHASE-MODE BASED SUPERCONDUCTING LOGIC
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/10/2019
|
Application #:
|
15424832
|
Filing Dt:
|
02/04/2017
|
|
Publication #:
|
|
Pub Dt:
|
08/09/2018
| | | | |
|
Title:
|
SUPERCONDUCTING CIRCUITS BASED DEVICES AND METHODS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/11/2018
|
Application #:
|
15425989
|
Filing Dt:
|
02/06/2017
|
|
Publication #:
|
|
Pub Dt:
|
08/09/2018
| | | | |
|
Title:
|
SUPERCONDUCTING DEVICES WITH ENFORCED DIRECTIONALITY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/22/2017
|
Application #:
|
15437379
|
Filing Dt:
|
02/20/2017
|
|
Title:
|
MEMORY SYSTEM WITH A CONTENT ADDRESSABLE SUPERCONDUCTING MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/25/2019
|
Application #:
|
15935903
|
Filing Dt:
|
03/26/2018
|
|
Title:
|
SUPERCONDUCTING INTEGRATED CIRCUITS WITH CLOCK SIGNALS DISTRIBUTED VIA INDUCTIVE COUPLING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/21/2020
|
Application #:
|
15990099
|
Filing Dt:
|
05/25/2018
|
|
Publication #:
|
|
Pub Dt:
|
11/28/2019
| | | | |
|
Title:
|
MEMORY SYSTEM WITH SIGNALS ON READ LINES NOT PHASE-ALIGNED WITH JOSEPHSON TRANSMISSION LINE (JTL) ELEMENTS INCLUDED IN THE WRITE LINES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/06/2019
|
Application #:
|
16130370
|
Filing Dt:
|
09/13/2018
|
|
Title:
|
RECIPROCAL QUANTUM LOGIC BASED CIRCUITS FOR AN A-AND-NOT-B GATE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/11/2019
|
Application #:
|
16137731
|
Filing Dt:
|
09/21/2018
|
|
Title:
|
SUPERCONDUCTING CIRCUITS FOR AN A-AND-NOT-B GATE HAVING AN EXCLUSIVE-OR GATE AND AN AND GATE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/28/2020
|
Application #:
|
16210121
|
Filing Dt:
|
12/05/2018
|
|
Title:
|
SUPERCONDUCTING CIRCUITS AND METHODS FOR LATCHING DATA
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/05/2021
|
Application #:
|
16210130
|
Filing Dt:
|
12/05/2018
|
|
Publication #:
|
|
Pub Dt:
|
06/11/2020
| | | | |
|
Title:
|
SUPERCONDUCTING CIRCUIT AND METHOD FOR DETECTING A RISING EDGE OF AN INPUT SIGNAL
|
|
