Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 057905/0887 | |
| Pages: | 14 |
| | Recorded: | 10/25/2021 | | |
| Attorney Dkt #: | 200058-US-NP |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/31/2023
|
Application #:
|
17130905
|
Filing Dt:
|
12/22/2020
|
|
Publication #:
|
|
Pub Dt:
|
03/31/2022
| | | | |
|
Title:
|
MULTI-LEVEL CACHE COHERENCY PROTOCOL FOR CACHE LINE EVICTIONS
|
|
|
Assignee
|
|
|
|
|
| 2485 AUGUSTINE DR |
| SANTA CLARA, CALIFORNIA 95054 |
|
|
Correspondence name and address
|
| |
ADVANCED MICRO DEVICES C/O LIANG & CHENG
|
| |
100 S. MURPHY AVE
|
| |
SUITE 200 #279
|
| |
SUNNYVALE, CA 94086
|
Search Results as of:
05/22/2024 11:16 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
