|
|
Patent #:
|
|
Issue Dt:
|
12/30/2014
|
Application #:
|
12819890
|
Filing Dt:
|
06/21/2010
|
Publication #:
|
|
Pub Dt:
|
12/23/2010
| | | | |
Title:
|
POWER CONTROL CIRCUIT PERFORMING SOFT START OPERATION. POWER SUPPLY DEVICE, AND ELECTRONIC DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/06/2014
|
Application #:
|
12822651
|
Filing Dt:
|
06/24/2010
|
Publication #:
|
|
Pub Dt:
|
12/30/2010
| | | | |
Title:
|
OUTPUT CIRCUIT OF HIGH-FREQUENCY TRANSMITTER
|
|
|
Patent #:
|
|
Issue Dt:
|
10/02/2012
|
Application #:
|
12824352
|
Filing Dt:
|
06/28/2010
|
Publication #:
|
|
Pub Dt:
|
12/29/2011
| | | | |
Title:
|
HIGH READ SPEED MEMORY WITH GATE ISOLATION
|
|
|
Patent #:
|
|
Issue Dt:
|
12/27/2011
|
Application #:
|
12825330
|
Filing Dt:
|
06/28/2010
|
Title:
|
SUBSTRATE BIAS FEEDBACK SCHEME TO REDUCE CHIP LEAKAGE POWER
|
|
|
Patent #:
|
|
Issue Dt:
|
04/03/2012
|
Application #:
|
12826317
|
Filing Dt:
|
06/29/2010
|
Publication #:
|
|
Pub Dt:
|
01/13/2011
| | | | |
Title:
|
DRIVER CIRCUIT AND ADJUSTMENT METHOD THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
03/25/2014
|
Application #:
|
12826366
|
Filing Dt:
|
06/29/2010
|
Publication #:
|
|
Pub Dt:
|
12/29/2011
| | | | |
Title:
|
METHOD AND SYSTEM FOR THIN MULTI CHIP STACK PACKAGE WITH FILM ON WIRE AND COPPER WIRE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/15/2011
|
Application #:
|
12827069
|
Filing Dt:
|
06/30/2010
|
Publication #:
|
|
Pub Dt:
|
10/21/2010
| | | | |
Title:
|
USE OF A POLYMER SPACER AND SI TRENCH IN A BITLINE JUNCTION OF A FLASH MEMORY CELL TO IMPROVE TPD CHARACTERISTICS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/27/2012
|
Application #:
|
12831085
|
Filing Dt:
|
07/06/2010
|
Publication #:
|
|
Pub Dt:
|
10/21/2010
| | | | |
Title:
|
ERASING FLASH MEMORY USING ADAPTIVE DRAIN AND/OR GATE BIAS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/28/2015
|
Application #:
|
12833817
|
Filing Dt:
|
07/09/2010
|
Publication #:
|
|
Pub Dt:
|
01/12/2012
| | | | |
Title:
|
LOW POWER, LOW PIN COUNT INTERFACE FOR AN RFID TRANSPONDER
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/2014
|
Application #:
|
12833836
|
Filing Dt:
|
07/09/2010
|
Publication #:
|
|
Pub Dt:
|
01/12/2012
| | | | |
Title:
|
FAST BLOCK WRITE USING AN INDIRECT MEMORY POINTER
|
|
|
Patent #:
|
|
Issue Dt:
|
02/17/2015
|
Application #:
|
12833845
|
Filing Dt:
|
07/09/2010
|
Publication #:
|
|
Pub Dt:
|
01/12/2012
| | | | |
Title:
|
RFID ACCESS METHOD USING AN INDIRECT MEMORY POINTER
|
|
|
Patent #:
|
|
Issue Dt:
|
05/13/2014
|
Application #:
|
12833861
|
Filing Dt:
|
07/09/2010
|
Publication #:
|
|
Pub Dt:
|
01/12/2012
| | | | |
Title:
|
INTERRUPT GENERATION AND ACKNOWLEDGMENT FOR RFID
|
|
|
Patent #:
|
|
Issue Dt:
|
02/25/2014
|
Application #:
|
12835732
|
Filing Dt:
|
07/13/2010
|
Publication #:
|
|
Pub Dt:
|
01/20/2011
| | | | |
Title:
|
BODY-BIAS VOLTAGE CONTROLLER AND METHOD OF CONTROLLING BODY-BIAS VOLTAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/03/2012
|
Application #:
|
12837323
|
Filing Dt:
|
07/15/2010
|
Publication #:
|
|
Pub Dt:
|
11/04/2010
| | | | |
Title:
|
SEMICONDUCTOR DEVICE AND METHOD TO MANUFACTURE THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
06/11/2013
|
Application #:
|
12838035
|
Filing Dt:
|
07/16/2010
|
Publication #:
|
|
Pub Dt:
|
01/20/2011
| | | | |
Title:
|
SERIAL INTERFACE DEVICES, SYSTEMS AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/14/2013
|
Application #:
|
12840063
|
Filing Dt:
|
07/20/2010
|
Publication #:
|
|
Pub Dt:
|
11/04/2010
| | | | |
Title:
|
METHOD FOR FABRICATING A SEMICONDUCTOR DEVICE BY CONSIDERING THE EXTINCTION COEFFICIENT DURING ETCHING OF AN INTERLAYER INSULATING FILM
|
|
|
Patent #:
|
|
Issue Dt:
|
12/13/2011
|
Application #:
|
12840165
|
Filing Dt:
|
07/20/2010
|
Publication #:
|
|
Pub Dt:
|
11/11/2010
| | | | |
Title:
|
SEMICONDUCTOR MEMORY COMPRISING DUAL CHARGE STORAGE NODES AND METHODS FOR ITS FABRICATION
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12842338
|
Filing Dt:
|
07/23/2010
|
Publication #:
|
|
Pub Dt:
|
01/27/2011
| | | | |
Title:
|
MUTUAL CAPACITANCE SENSING ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
10/23/2012
|
Application #:
|
12842409
|
Filing Dt:
|
07/23/2010
|
Publication #:
|
|
Pub Dt:
|
11/11/2010
| | | | |
Title:
|
BITLINE VOLTAGE DRIVER
|
|
|
Patent #:
|
|
Issue Dt:
|
11/01/2011
|
Application #:
|
12843131
|
Filing Dt:
|
07/26/2010
|
Title:
|
BURIED SILICIDE LOCAL INTERCONNECT WITH SIDEWALL SPACERS AND METHOD FOR MAKING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
01/01/2013
|
Application #:
|
12843864
|
Filing Dt:
|
07/26/2010
|
Title:
|
OPTICAL POSITIONING DEVICE USING TELECENTRIC IMAGING
|
|
|
Patent #:
|
|
Issue Dt:
|
11/13/2012
|
Application #:
|
12844392
|
Filing Dt:
|
07/27/2010
|
Publication #:
|
|
Pub Dt:
|
11/18/2010
| | | | |
Title:
|
ELECTRONIC DEVICE INCLUDING A GATE ELECTRODE HAVING PORTIONS WITH DIFFERENT CONDUCTIVITY TYPES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/30/2015
|
Application #:
|
12844798
|
Filing Dt:
|
07/27/2010
|
Publication #:
|
|
Pub Dt:
|
02/03/2011
| | | | |
Title:
|
Dynamic Mode Switching for Fast Touch Response
|
|
|
Patent #:
|
|
Issue Dt:
|
05/07/2013
|
Application #:
|
12844888
|
Filing Dt:
|
07/28/2010
|
Title:
|
SYSTEM AND METHOD FOR DETECTING PARTICLES WITH A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/19/2015
|
Application #:
|
12844928
|
Filing Dt:
|
07/28/2010
|
Publication #:
|
|
Pub Dt:
|
02/03/2011
| | | | |
Title:
|
DC-DC CONVERTER, CONTROL CIRCUIT, AND POWER SUPPLY CONTROL METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
02/14/2012
|
Application #:
|
12850252
|
Filing Dt:
|
08/04/2010
|
Publication #:
|
|
Pub Dt:
|
02/09/2012
| | | | |
Title:
|
METHOD AND MANUFACTURE FOR HIGH VOLTAGE GATE OXIDE FORMATION AFTER SHALLOW TRENCH ISOLATION FORMATION
|
|
|
Patent #:
|
|
Issue Dt:
|
12/18/2012
|
Application #:
|
12850470
|
Filing Dt:
|
08/04/2010
|
Publication #:
|
|
Pub Dt:
|
02/10/2011
| | | | |
Title:
|
SEMICONDUCTOR MEMORY, SYSTEM, AND METHOD OF CONTROLLING SEMICONDUCTOR MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
08/26/2014
|
Application #:
|
12852970
|
Filing Dt:
|
08/09/2010
|
Publication #:
|
|
Pub Dt:
|
04/07/2011
| | | | |
Title:
|
REAL-TIME DATA PATTERN ANALYSIS SYSTEM AND METHOD OF OPERATION THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
01/13/2015
|
Application #:
|
12853425
|
Filing Dt:
|
08/10/2010
|
Publication #:
|
|
Pub Dt:
|
02/17/2011
| | | | |
Title:
|
BANDGAP VOLTAGE REFERENCE CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
01/22/2013
|
Application #:
|
12853856
|
Filing Dt:
|
08/10/2010
|
Publication #:
|
|
Pub Dt:
|
02/16/2012
| | | | |
Title:
|
STITCH BUMP STACKING DESIGN FOR OVERALL PACKAGE SIZE REDUCTION FOR MULTIPLE STACK
|
|
|
Patent #:
|
|
Issue Dt:
|
06/19/2012
|
Application #:
|
12860074
|
Filing Dt:
|
08/20/2010
|
Publication #:
|
|
Pub Dt:
|
12/16/2010
| | | | |
Title:
|
SYSTEM AND METHOD FOR REDUCING PROCESS-INDUCED CHARGING
|
|
|
Patent #:
|
|
Issue Dt:
|
02/26/2013
|
Application #:
|
12869649
|
Filing Dt:
|
08/26/2010
|
Title:
|
USING ECC MEMORY TO STORE CONFIGURATION INFORMATION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/01/2013
|
Application #:
|
12870706
|
Filing Dt:
|
08/27/2010
|
Title:
|
SELF-MODULATED VOLTAGE REFERENCE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/04/2011
|
Application #:
|
12871693
|
Filing Dt:
|
08/30/2010
|
Publication #:
|
|
Pub Dt:
|
12/23/2010
| | | | |
Title:
|
SEMICONDUCTOR DEVICE AND METHOD FOR ADJUSTING REFERENCE LEVELS OF REFERENCE CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/02/2016
|
Application #:
|
12871718
|
Filing Dt:
|
08/30/2010
|
Title:
|
UNIVERSAL INDUSTRIAL ANALOG INPUT INTERFACE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/02/2018
|
Application #:
|
12872995
|
Filing Dt:
|
08/31/2010
|
Title:
|
AN INTEGRATED CIRCUIT INCLUDING PARAMETRIC ANALOG ELEMENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/25/2012
|
Application #:
|
12877661
|
Filing Dt:
|
09/08/2010
|
Publication #:
|
|
Pub Dt:
|
03/10/2011
| | | | |
Title:
|
STRUCTURE, METHOD AND SYSTEM FOR ASSESSING BONDING OF ELECTRODES IN FCB PACKAGING
|
|
|
Patent #:
|
|
Issue Dt:
|
01/10/2012
|
Application #:
|
12878656
|
Filing Dt:
|
09/09/2010
|
Publication #:
|
|
Pub Dt:
|
01/06/2011
| | | | |
Title:
|
NONVOLATILE MEMORY DEVICE HAVING A PLURALITY OF MEMORY BLOCKS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/28/2012
|
Application #:
|
12879643
|
Filing Dt:
|
09/10/2010
|
Publication #:
|
|
Pub Dt:
|
03/17/2011
| | | | |
Title:
|
SYSTEM AND METHOD TO COMPENSATE FOR PROCESS AND ENVIRONMENTAL VARIATIONS IN SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/29/2015
|
Application #:
|
12879936
|
Filing Dt:
|
09/10/2010
|
Publication #:
|
|
Pub Dt:
|
03/15/2012
| | | | |
Title:
|
APPARATUS AND METHOD FOR PROGRAMMABLE READ PREAMBLE WITH TRAINING PATTERN
|
|
|
Patent #:
|
|
Issue Dt:
|
03/24/2015
|
Application #:
|
12879992
|
Filing Dt:
|
09/10/2010
|
Publication #:
|
|
Pub Dt:
|
03/15/2012
| | | | |
Title:
|
Apparatus and method for read preamble disable
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2012
|
Application #:
|
12880018
|
Filing Dt:
|
09/10/2010
|
Publication #:
|
|
Pub Dt:
|
03/15/2012
| | | | |
Title:
|
APPARATUS AND METHOD FOR DATA CAPTURE USING A READ PREAMBLE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/31/2016
|
Application #:
|
12880021
|
Filing Dt:
|
09/10/2010
|
Publication #:
|
|
Pub Dt:
|
03/15/2012
| | | | |
Title:
|
APPARATUS, METHOD, AND MANUFACTURE FOR USING A READ PREAMBLE TO OPTIMIZE DATA CAPTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/05/2011
|
Application #:
|
12880541
|
Filing Dt:
|
09/13/2010
|
Publication #:
|
|
Pub Dt:
|
12/30/2010
| | | | |
Title:
|
METHOD FOR FORMING BIT LINES FOR SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/18/2013
|
Application #:
|
12888737
|
Filing Dt:
|
09/23/2010
|
Title:
|
NVSRAM WITH INVERTED RECALL
|
|
|
Patent #:
|
|
Issue Dt:
|
06/19/2012
|
Application #:
|
12891310
|
Filing Dt:
|
09/27/2010
|
Publication #:
|
|
Pub Dt:
|
09/29/2011
| | | | |
Title:
|
METHODS FOR FORMING A MEMORY CELL HAVING A TOP OXIDE SPACER
|
|
|
Patent #:
|
|
Issue Dt:
|
03/15/2011
|
Application #:
|
12891481
|
Filing Dt:
|
09/27/2010
|
Publication #:
|
|
Pub Dt:
|
01/20/2011
| | | | |
Title:
|
SELF-ALIGNED PATTERNING METHOD BY USING NON-CONFORMAL FILM AND ETCH BACK FOR FLASH MEMORY AND OTHER SEMICONDUCTUR APPLICATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/17/2011
|
Application #:
|
12891532
|
Filing Dt:
|
09/27/2010
|
Publication #:
|
|
Pub Dt:
|
01/20/2011
| | | | |
Title:
|
SELF-ALIGNED PATTERNING METHOD BY USING NON-CONFORMAL FILM AND ETCH BACK FOR FLASH MEMORY AND OTHER SEMICONDUCTUR APPLICATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/01/2013
|
Application #:
|
12892251
|
Filing Dt:
|
09/28/2010
|
Publication #:
|
|
Pub Dt:
|
03/31/2011
| | | | |
Title:
|
BOOSTER CIRCUIT AND SEMICONDUCTOR MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
03/24/2015
|
Application #:
|
12896520
|
Filing Dt:
|
10/01/2010
|
Title:
|
ADAPTIVE GATE DRIVER STRENGTH CONTROL
|
|
|
Patent #:
|
|
Issue Dt:
|
06/28/2011
|
Application #:
|
12898551
|
Filing Dt:
|
10/05/2010
|
Publication #:
|
|
Pub Dt:
|
02/03/2011
| | | | |
Title:
|
MEMORY DEVICE WITH IMPROVED DATA RETENTION
|
|
|
Patent #:
|
|
Issue Dt:
|
01/17/2012
|
Application #:
|
12898968
|
Filing Dt:
|
10/06/2010
|
Publication #:
|
|
Pub Dt:
|
01/27/2011
| | | | |
Title:
|
SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
10/11/2016
|
Application #:
|
12900283
|
Filing Dt:
|
10/07/2010
|
Title:
|
FIRST-IN-FIRST-OUT (FIFO) MEMORY DEVICES AND METHODS HAVING MULTIPLE QUEUING
|
|
|
Patent #:
|
|
Issue Dt:
|
09/10/2013
|
Application #:
|
12900370
|
Filing Dt:
|
10/07/2010
|
Publication #:
|
|
Pub Dt:
|
02/03/2011
| | | | |
Title:
|
SEMICONDUCTOR DEVICE AND PROGRAMMING METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
09/11/2012
|
Application #:
|
12901990
|
Filing Dt:
|
10/11/2010
|
Publication #:
|
|
Pub Dt:
|
07/28/2011
| | | | |
Title:
|
SEMICONDUCTOR DEVICE AND CONTROL METHOD OF THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
01/22/2013
|
Application #:
|
12902137
|
Filing Dt:
|
10/11/2010
|
Title:
|
PROGRAMMABLE MICROCONTROLLER ARCHITECTURE(MIXED ANALOG/DIGITAL)
|
|
|
Patent #:
|
|
Issue Dt:
|
05/16/2017
|
Application #:
|
12902958
|
Filing Dt:
|
10/12/2010
|
Title:
|
PARTIALLY FILLED CONTACT AND TRACE LAYOUT
|
|
|
Patent #:
|
|
Issue Dt:
|
09/20/2011
|
Application #:
|
12903065
|
Filing Dt:
|
10/12/2010
|
Publication #:
|
|
Pub Dt:
|
02/03/2011
| | | | |
Title:
|
METHOD AND APPARATUS FOR ADDRESS ALLOTTING AND VERIFICATION IN A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/06/2012
|
Application #:
|
12905716
|
Filing Dt:
|
10/15/2010
|
Publication #:
|
|
Pub Dt:
|
02/10/2011
| | | | |
Title:
|
SEMICONDUCTOR DEVICE AND CONTROL METHOD OF THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
02/03/2015
|
Application #:
|
12907989
|
Filing Dt:
|
10/20/2010
|
Publication #:
|
|
Pub Dt:
|
05/19/2011
| | | | |
Title:
|
METHOD AND APPARATUS FOR REDUCING COUPLED NOISE INFLUENCE IN TOUCH SCREEN CONTROLLERS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/03/2013
|
Application #:
|
12910331
|
Filing Dt:
|
10/22/2010
|
Publication #:
|
|
Pub Dt:
|
02/17/2011
| | | | |
Title:
|
SYSTEM AND METHOD FOR IMPROVING MESA WIDTH IN A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/06/2012
|
Application #:
|
12912602
|
Filing Dt:
|
10/26/2010
|
Publication #:
|
|
Pub Dt:
|
06/30/2011
| | | | |
Title:
|
FLASH MEMORY DEVICE WITH WORD LINES OF UNIFORM WIDTH AND METHOD FOR MANUFACTURING THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
05/21/2013
|
Application #:
|
12917454
|
Filing Dt:
|
11/01/2010
|
Title:
|
OPERATION OF MULTIPLE MASTERS/HOSTS THROUGH A HUB
|
|
|
Patent #:
|
|
Issue Dt:
|
05/14/2013
|
Application #:
|
12943679
|
Filing Dt:
|
11/10/2010
|
Publication #:
|
|
Pub Dt:
|
03/10/2011
| | | | |
Title:
|
MEMORY DEVICE PERIPHERAL INTERCONNECTS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/23/2013
|
Application #:
|
12954756
|
Filing Dt:
|
11/26/2010
|
Publication #:
|
|
Pub Dt:
|
06/02/2011
| | | | |
Title:
|
CONTROL CIRCUIT FOR SWITCHING POWER SUPPLY UNIT, ELECTRONIC DEVICE AND METHOD FOR CONTROLLING SWITCHING POWER SUPPLY UNIT
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12960411
|
Filing Dt:
|
12/03/2010
|
Publication #:
|
|
Pub Dt:
|
06/07/2012
| | | | |
Title:
|
METHOD AND APPARATUS FOR NAND MEMORY WITH RECESSED SOURCE/DRAIN REGION
|
|
|
Patent #:
|
|
Issue Dt:
|
01/08/2013
|
Application #:
|
12960437
|
Filing Dt:
|
12/03/2010
|
Publication #:
|
|
Pub Dt:
|
06/07/2012
| | | | |
Title:
|
DUAL SPACER FORMATION IN FLASH MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
01/15/2013
|
Application #:
|
12961352
|
Filing Dt:
|
12/06/2010
|
Publication #:
|
|
Pub Dt:
|
04/07/2011
| | | | |
Title:
|
PRECISION TRENCH FORMATION THROUGH OXIDE REGION FORMATION FOR A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/19/2016
|
Application #:
|
12961379
|
Filing Dt:
|
12/06/2010
|
Publication #:
|
|
Pub Dt:
|
04/28/2011
| | | | |
Title:
|
WORDLINE RESISTANCE REDUCTION METHOD AND STRUCTURE IN AN INTEGRATED CIRCUIT MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/05/2016
|
Application #:
|
12962479
|
Filing Dt:
|
12/07/2010
|
Publication #:
|
|
Pub Dt:
|
03/31/2011
| | | | |
Title:
|
FLIP-CHIP PACKAGE COVERED WITH TAPE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/20/2015
|
Application #:
|
12964523
|
Filing Dt:
|
12/09/2010
|
Publication #:
|
|
Pub Dt:
|
06/14/2012
| | | | |
Title:
|
HIGH PERFORMANCE LOW PROFILE QFN/LGA
|
|
|
Patent #:
|
|
Issue Dt:
|
09/25/2012
|
Application #:
|
12964594
|
Filing Dt:
|
12/09/2010
|
Publication #:
|
|
Pub Dt:
|
06/14/2012
| | | | |
Title:
|
STRESS REDUCTION ON VIAS AND YIELD IMPROVEMENT IN LAYOUT DESIGN THROUGH AUTO GENERATION OF VIA FILL
|
|
|
Patent #:
|
|
Issue Dt:
|
04/09/2013
|
Application #:
|
12966338
|
Filing Dt:
|
12/13/2010
|
Title:
|
FLASH DRIVE FAST WEAR LEVELING
|
|
|
Patent #:
|
|
Issue Dt:
|
10/09/2012
|
Application #:
|
12970675
|
Filing Dt:
|
12/16/2010
|
Publication #:
|
|
Pub Dt:
|
06/02/2011
| | | | |
Title:
|
LOCAL INTERCONNECT HAVING INCREASED MISALIGNMENT TOLERANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/20/2012
|
Application #:
|
12970687
|
Filing Dt:
|
12/16/2010
|
Publication #:
|
|
Pub Dt:
|
04/14/2011
| | | | |
Title:
|
LOCAL INTERCONNECT HAVING INCREASED MISALIGNMENT TOLERANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/11/2013
|
Application #:
|
12971818
|
Filing Dt:
|
12/17/2010
|
Publication #:
|
|
Pub Dt:
|
06/21/2012
| | | | |
Title:
|
SELF-ALIGNED NAND FLASH SELECT-GATE WORDLINES FOR SPACER DOUBLE PATTERNING
|
|
|
Patent #:
|
|
Issue Dt:
|
09/11/2012
|
Application #:
|
12973631
|
Filing Dt:
|
12/20/2010
|
Publication #:
|
|
Pub Dt:
|
06/21/2012
| | | | |
Title:
|
PROCESS MARGIN ENGINEERING IN CHARGE TRAPPING FIELD EFFECT TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/01/2017
|
Application #:
|
12973730
|
Filing Dt:
|
12/20/2010
|
Publication #:
|
|
Pub Dt:
|
07/28/2011
| | | | |
Title:
|
RECONFIGURABLE CIRCUIT HAVING ROWS OF A MATRIX OF REGISTERS CONNECTED TO CORRESPONDING PORTS AND A SEMICONDUCTOR INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
08/09/2016
|
Application #:
|
12973756
|
Filing Dt:
|
12/20/2010
|
Publication #:
|
|
Pub Dt:
|
06/21/2012
| | | | |
Title:
|
EDGE ROUNDED FIELD EFFECT TRANSISTORS AND METHODS OF MANUFACTURING
|
|
|
Patent #:
|
|
Issue Dt:
|
09/10/2013
|
Application #:
|
12974754
|
Filing Dt:
|
12/21/2010
|
Publication #:
|
|
Pub Dt:
|
03/22/2012
| | | | |
Title:
|
SEMICONDUCTOR DEVICE AND FABRICATION METHOD THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
05/06/2014
|
Application #:
|
12974991
|
Filing Dt:
|
12/21/2010
|
Publication #:
|
|
Pub Dt:
|
03/01/2012
| | | | |
Title:
|
REDUCING WATER INFLUENCE ON A TOUCH-SENSING DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/07/2013
|
Application #:
|
12974996
|
Filing Dt:
|
12/21/2010
|
Publication #:
|
|
Pub Dt:
|
06/30/2011
| | | | |
Title:
|
OSCILLATING APPARATUS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/10/2013
|
Application #:
|
12976068
|
Filing Dt:
|
12/22/2010
|
Publication #:
|
|
Pub Dt:
|
06/30/2011
| | | | |
Title:
|
METHOD OF DATA TRANSMISSION, DATA TRANSMITTING APPARATUS, AND NETWORK SYSTEM
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12979654
|
Filing Dt:
|
12/28/2010
|
Publication #:
|
|
Pub Dt:
|
06/28/2012
| | | | |
Title:
|
SYSTEM, METHOD AND APPARATUS FOR REDUCING PLASMA NOISE ON POWER PATH OF ELECTROSTATIC CHUCK
|
|
|
Patent #:
|
|
Issue Dt:
|
10/18/2011
|
Application #:
|
12980716
|
Filing Dt:
|
12/29/2010
|
Publication #:
|
|
Pub Dt:
|
04/28/2011
| | | | |
Title:
|
SPLIT CHARGE STORAGE NODE OUTER SPACER PROCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/07/2015
|
Application #:
|
12981265
|
Filing Dt:
|
12/29/2010
|
Publication #:
|
|
Pub Dt:
|
08/25/2011
| | | | |
Title:
|
CLOCK SYNTHESIS SYSTEMS, CIRCUITS AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/15/2016
|
Application #:
|
12981332
|
Filing Dt:
|
12/29/2010
|
Title:
|
MULTI-PHASE SCANNING
|
|
|
Patent #:
|
|
Issue Dt:
|
05/14/2013
|
Application #:
|
12982006
|
Filing Dt:
|
12/30/2010
|
Publication #:
|
|
Pub Dt:
|
07/05/2012
| | | | |
Title:
|
MEMORY WITH EXTENDED CHARGE TRAPPING LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
04/09/2013
|
Application #:
|
12982364
|
Filing Dt:
|
12/30/2010
|
Title:
|
GAP-FILLING WITH UNIFORM PROPERTIES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/05/2013
|
Application #:
|
12983245
|
Filing Dt:
|
12/31/2010
|
Title:
|
AC LINE SYNCHRONIZATION FOR CAPACITIVE SENSING
|
|
|
Patent #:
|
|
Issue Dt:
|
10/04/2011
|
Application #:
|
12987466
|
Filing Dt:
|
01/10/2011
|
Publication #:
|
|
Pub Dt:
|
05/05/2011
| | | | |
Title:
|
TIME REDUCTION OF ADDRESS SETUP/HOLD TIME FOR SEMICONDUCTOR MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
10/16/2012
|
Application #:
|
13005456
|
Filing Dt:
|
01/12/2011
|
Publication #:
|
|
Pub Dt:
|
01/19/2012
| | | | |
Title:
|
SEMICONDUCTOR MEMORY DEVICE FEATURING SELECTIVE DATA STORAGE IN A STACKED MEMORY CELL STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/03/2013
|
Application #:
|
13006339
|
Filing Dt:
|
01/13/2011
|
Publication #:
|
|
Pub Dt:
|
07/19/2012
| | | | |
Title:
|
NON-VOLATILE FINFET MEMORY ARRAY AND MANUFACTURING METHOD THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
07/08/2014
|
Application #:
|
13007014
|
Filing Dt:
|
01/14/2011
|
Publication #:
|
|
Pub Dt:
|
07/14/2011
| | | | |
Title:
|
DIGITAL DRIVING CIRCUITS, METHODS AND SYSTEMS FOR LIQUID CRYSTAL DISPLAY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/04/2014
|
Application #:
|
13007533
|
Filing Dt:
|
01/14/2011
|
Publication #:
|
|
Pub Dt:
|
10/13/2011
| | | | |
Title:
|
OXIDE-NITRIDE-OXIDE STACK HAVING MULTIPLE OXYNITRIDE LAYERS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/02/2016
|
Application #:
|
13008014
|
Filing Dt:
|
01/18/2011
|
Publication #:
|
|
Pub Dt:
|
02/23/2012
| | | | |
Title:
|
TRACE PATTERN FOR TOUCH-SENSING APPLICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
01/28/2014
|
Application #:
|
13008374
|
Filing Dt:
|
01/18/2011
|
Publication #:
|
|
Pub Dt:
|
07/21/2011
| | | | |
Title:
|
CONTROL CIRCUIT FOR STEP-DOWN AND BOOST TYPE SWITCHING SUPPLY CIRCUIT AND METHOD FOR SWITCHING SUPPLY CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
01/01/2013
|
Application #:
|
13011706
|
Filing Dt:
|
01/21/2011
|
Publication #:
|
|
Pub Dt:
|
07/26/2012
| | | | |
Title:
|
SYSTEM AND METHOD FOR ADDRESSING THRESHOLD VOLTAGE SHIFTS OF MEMORY CELLS IN AN ELECTRONIC PRODUCT
|
|
|
Patent #:
|
|
Issue Dt:
|
05/06/2014
|
Application #:
|
13012664
|
Filing Dt:
|
01/24/2011
|
Publication #:
|
|
Pub Dt:
|
05/19/2011
| | | | |
Title:
|
SEMICONDUCTOR DEVICE, METHOD OF CONTROLLING THE SAME, AND METHOD OF MANUFACTURING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
05/07/2013
|
Application #:
|
13012750
|
Filing Dt:
|
01/24/2011
|
Publication #:
|
|
Pub Dt:
|
02/23/2012
| | | | |
Title:
|
TOOTHED SLIDER
|
|