Total properties:
20
|
|
Patent #:
|
|
Issue Dt:
|
04/11/2006
|
Application #:
|
09760583
|
Filing Dt:
|
01/16/2001
|
Publication #:
|
|
Pub Dt:
|
07/26/2001
| | | | |
Title:
|
METHOD AND DEVICE FOR ROBUST FALLBACK IN DATA COMMUNICATION SYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/13/2007
|
Application #:
|
09816962
|
Filing Dt:
|
03/23/2001
|
Publication #:
|
|
Pub Dt:
|
09/26/2002
| | | | |
Title:
|
METHOD FOR FORMING RAISED STRUCTURES BY CONTROLLED SELECTIVE EPITAXIAL GROWTH OF FACET USING SPACER
|
|
|
Patent #:
|
|
Issue Dt:
|
09/06/2005
|
Application #:
|
10229790
|
Filing Dt:
|
08/28/2002
|
Publication #:
|
|
Pub Dt:
|
03/04/2004
| | | | |
Title:
|
METHODS AND APPARATUS FOR DUTY CYCLE CONTROL
|
|
|
Patent #:
|
|
Issue Dt:
|
05/02/2006
|
Application #:
|
10841785
|
Filing Dt:
|
05/07/2004
|
Publication #:
|
|
Pub Dt:
|
11/10/2005
| | | | |
Title:
|
FLASH MEMORY DEVICE WITH IMPROVED PROGRAMMING PERFORMANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/13/2006
|
Application #:
|
10883619
|
Filing Dt:
|
06/30/2004
|
Publication #:
|
|
Pub Dt:
|
01/05/2006
| | | | |
Title:
|
DATA PATH HAVING GROUNDED PRECHARGE OPERATION AND TEST COMPRESSION CAPABILITY
|
|
|
Patent #:
|
|
Issue Dt:
|
01/30/2007
|
Application #:
|
11367467
|
Filing Dt:
|
03/03/2006
|
Publication #:
|
|
Pub Dt:
|
07/20/2006
| | | | |
Title:
|
DATA PATH HAVING GROUNDED PRECHARGE OPERATION AND TEST COMPRESSION CAPABILITY
|
|
|
Patent #:
|
|
Issue Dt:
|
10/10/2006
|
Application #:
|
11367922
|
Filing Dt:
|
03/03/2006
|
Publication #:
|
|
Pub Dt:
|
07/06/2006
| | | | |
Title:
|
FLASH MEMORY DEVICE WITH IMPROVED PROGRAMMING PERFORMANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/22/2011
|
Application #:
|
11496093
|
Filing Dt:
|
07/31/2006
|
Publication #:
|
|
Pub Dt:
|
11/23/2006
| | | | |
Title:
|
SEQUENTIAL PULSE DEPOSITION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/09/2007
|
Application #:
|
11522600
|
Filing Dt:
|
09/18/2006
|
Publication #:
|
|
Pub Dt:
|
01/18/2007
| | | | |
Title:
|
FLASH MEMORY DEVICE WITH IMPROVED PROGRAMMING PERFORMANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/13/2010
|
Application #:
|
12042576
|
Filing Dt:
|
03/05/2008
|
Publication #:
|
|
Pub Dt:
|
09/18/2008
| | | | |
Title:
|
OUTLET ADD-ON MODULE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/01/2011
|
Application #:
|
12045350
|
Filing Dt:
|
03/10/2008
|
Publication #:
|
|
Pub Dt:
|
09/25/2008
| | | | |
Title:
|
OUTLET ADD-ON MODULE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/01/2013
|
Application #:
|
12508926
|
Filing Dt:
|
07/24/2009
|
Publication #:
|
|
Pub Dt:
|
05/06/2010
| | | | |
Title:
|
BRIDGING DEVICE HAVING A CONFIGURABLE VIRTUAL PAGE SIZE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/13/2011
|
Application #:
|
12566533
|
Filing Dt:
|
09/24/2009
|
Title:
|
MIXED COMPOSITION INTERFACE LAYER AND METHOD OF FORMING
|
|
|
Patent #:
|
|
Issue Dt:
|
03/19/2013
|
Application #:
|
12757540
|
Filing Dt:
|
04/09/2010
|
Publication #:
|
|
Pub Dt:
|
03/03/2011
| | | | |
Title:
|
USING INTERRUPTED THROUGH-SILICON-VIAS IN INTEGRATED CIRCUITS ADAPTED FOR STACKING
|
|
|
Patent #:
|
|
Issue Dt:
|
03/13/2012
|
Application #:
|
13158862
|
Filing Dt:
|
06/13/2011
|
Publication #:
|
|
Pub Dt:
|
01/05/2012
| | | | |
Title:
|
SYSTEMS AND METHODS FOR MINIMIZING STATIC LEAKAGE OF AN INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
06/20/2017
|
Application #:
|
13407855
|
Filing Dt:
|
02/29/2012
|
Publication #:
|
|
Pub Dt:
|
08/23/2012
| | | | |
Title:
|
A VERTICAL TRANSISTOR HAVING A VERTICAL GATE STRUCTURE HAVING A TOP OR UPPER SURFACE DEFINING A FACET FORMED BETWEEN A VERTICAL SOURCE AND A VERTICAL DRAIN.
|
|
|
Patent #:
|
|
Issue Dt:
|
04/29/2014
|
Application #:
|
13777645
|
Filing Dt:
|
02/26/2013
|
Publication #:
|
|
Pub Dt:
|
07/04/2013
| | | | |
Title:
|
USING INTERRUPTED THROUGH-SILICON-VIAS IN INTEGRATED CIRCUITS ADAPTED FOR STACKING
|
|
|
Patent #:
|
|
Issue Dt:
|
05/22/2018
|
Application #:
|
14027858
|
Filing Dt:
|
09/16/2013
|
Publication #:
|
|
Pub Dt:
|
01/16/2014
| | | | |
Title:
|
BRIDGING DEVICE HAVING A CONFIGURABLE VIRTUAL PAGE SIZE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/17/2015
|
Application #:
|
14254865
|
Filing Dt:
|
04/16/2014
|
Publication #:
|
|
Pub Dt:
|
08/14/2014
| | | | |
Title:
|
USING INTERRUPTED THROUGH-SILICON-VIAS IN INTEGRATED CIRCUITS ADAPTED FOR STACKING
|
|
|
Patent #:
|
|
Issue Dt:
|
10/03/2017
|
Application #:
|
14886190
|
Filing Dt:
|
10/19/2015
|
Publication #:
|
|
Pub Dt:
|
04/07/2016
| | | | |
Title:
|
USING INTERRUPTED THROUGH-SILICON-VIAS IN INTEGRATED CIRCUITS ADAPTED FOR STACKING
|
|