|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/13/1998
|
Application #:
|
08824175
|
Filing Dt:
|
03/26/1997
|
|
Title:
|
DUAL BUFFER FLASH MEMORY ARCHITECTURE WITH MULTIPLE OPERATING MODES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/27/1999
|
Application #:
|
08896084
|
Filing Dt:
|
07/17/1997
|
|
Title:
|
APPARATUS AND METHOD FOR SIMPLIFIED ANALOG SIGNAL RECORD AND PLAYBACK
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/23/1999
|
Application #:
|
08943510
|
Filing Dt:
|
10/03/1997
|
|
Title:
|
SECURE MEMORY HAVING MULTIPLE SECURITY LEVELS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/18/2000
|
Application #:
|
08963345
|
Filing Dt:
|
11/03/1997
|
|
Title:
|
DATAPATH CONTROL LOGIC FOR PROCESSORS HAVING INSTRUCTION SET ARCHITECTURES IMPLEMENTED WITH HIERARCHICALLY ORGANIZED PRIMITIVE OPERATIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/25/2000
|
Application #:
|
08978208
|
Filing Dt:
|
11/26/1997
|
|
Title:
|
SECURE MEMORY HAVING ANTI-WIRE TAPPING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/12/2000
|
Application #:
|
09036170
|
Filing Dt:
|
03/06/1998
|
|
Title:
|
INTEGRATED CIRCUIT PACKAGE HAVING INTERCHIP BONDING AND METHOD THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/05/2000
|
Application #:
|
09039299
|
Filing Dt:
|
03/14/1998
|
|
Title:
|
PROGRAMMABLE CONTROLLING DEVICE WITH NON-VOLATILE FERROELECTRIC STATE-MACHINES FOR RESTARTING PROCESSOR WHEN POWER IS RESTORED WITH EXECUTION STATES RETAINED IN SAID NON-VOLATILE STATE-MACHINES ON POWER DOWN
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/12/2000
|
Application #:
|
09042244
|
Filing Dt:
|
03/13/1998
|
|
Title:
|
PAGE MODE ERASE IN A FLASH MEMORY ARRAY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/14/2000
|
Application #:
|
09076751
|
Filing Dt:
|
05/12/1998
|
|
Title:
|
METHOD AND APPARATUS FOR A SERIAL ACCESS MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/19/2000
|
Application #:
|
09078346
|
Filing Dt:
|
05/13/1998
|
|
Title:
|
BUS TERMINATION CIRCUITRY AND METHODS FOR IMPLEMENTING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/09/2001
|
Application #:
|
09078872
|
Filing Dt:
|
05/14/1998
|
|
Title:
|
FIELD PROGRAMMABLE GATE ARRAY (FPGA) EMULATOR FOR DEBUGGING SOFTWARE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/07/2000
|
Application #:
|
09078952
|
Filing Dt:
|
05/14/1998
|
|
Title:
|
MICROCONTROLLER INCORPORATING AN ENHANCED PERIPHERAL CONTROLLER FOR AUTOMATIC UPDATING THE CONFIGURATION DATA OF MULTIPLE PERIPHERALS BY USING A FERROELECTRIC MEMORY ARRAY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/25/2000
|
Application #:
|
09081309
|
Filing Dt:
|
05/19/1998
|
|
Title:
|
VERIFICATION OF FAN OPERATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/09/2001
|
Application #:
|
09085671
|
Filing Dt:
|
05/27/1998
|
|
Title:
|
SCSI BUS TRANSCEIVER AND METHOD FOR MAKING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/02/2000
|
Application #:
|
09085826
|
Filing Dt:
|
05/28/1998
|
|
Title:
|
PROGRAMMABLE PIN DESIGNATION FOR SEMICONDUCTOR DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/18/2000
|
Application #:
|
09085827
|
Filing Dt:
|
05/28/1998
|
|
Title:
|
CAPACITOR ARRAY ARRANGEMENT FOR IMPROVING CAPACITOR ARRAY MATCHING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/05/2000
|
Application #:
|
09088812
|
Filing Dt:
|
06/02/1998
|
|
Title:
|
SOURCE-DESTINATION RE-TIMED COOPERATIVE COMMUNICATION BUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/02/2001
|
Application #:
|
09089030
|
Filing Dt:
|
06/02/1998
|
|
Title:
|
HOST ADAPTER HAVING A SNAPSHOT MECHANISM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/16/2000
|
Application #:
|
09089039
|
Filing Dt:
|
06/02/1998
|
|
Title:
|
SYSTEM FOR DATA STREAM PACKER AND UNPACKER INTEGRATED CIRCUIT WHICH ALIGN DATA STORED IN A TWO LEVEL LATCH
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/29/2001
|
Application #:
|
09089044
|
Filing Dt:
|
06/02/1998
|
|
Title:
|
MULTIPLE ACCESS MEMORY ARCHITECTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/14/2000
|
Application #:
|
09089057
|
Filing Dt:
|
06/02/1998
|
|
Title:
|
DECOUPLED SERIAL MEMORY ACCESS WITH PASSKEY PROTECTED MEMORY AREAS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/30/2000
|
Application #:
|
09089311
|
Filing Dt:
|
06/02/1998
|
|
Title:
|
A HOST ADAPTER HAVING PAGED DATA BUFFERS FOR CONTINUOUSLY TRANSFERRING DATA BETWEEN A SYSTEM BUS AND A PERIPHERAL BUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/31/2000
|
Application #:
|
09097866
|
Filing Dt:
|
06/16/1998
|
|
Title:
|
CIRCUIT FOR TRANSFERRING HIGH VOLTAGE VIDEO SIGNAL WITHOUT SIGNAL LOSS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/05/2002
|
Application #:
|
09097899
|
Filing Dt:
|
06/16/1998
|
|
Title:
|
BROADCAST COMMAND PACKET PROTOCOL FOR SCSI INTERFACE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/02/2000
|
Application #:
|
09098214
|
Filing Dt:
|
06/16/1998
|
|
Title:
|
QUICK ARBITRATION AND SELECT (QAS) PROTOCOL IN SCSI INTERFACE FOR CONFIGURING A CURRENT TARGET DEVICE TO ASSERT A QAS MESSAGE CODE DURING A MESSAGE-IN PHASE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/09/2002
|
Application #:
|
09110115
|
Filing Dt:
|
07/02/1998
|
|
Title:
|
METHOD OF SELF-ALIGNING A FLOATING GATE TO A CONTROL GATE AND TO AN ISOLATION IN AN ELECTRICALLY ERASABLE AND PROGRAMMABLE MEMORY CELL, AND A CELL MADE THEREBY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/22/2000
|
Application #:
|
09118736
|
Filing Dt:
|
07/17/1998
|
|
Title:
|
SMART CARD COMPRISING INTEGRATED CIRCUITRY INCLUDING EPROM
AND ERROR CHECK AND CORRECTION SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/23/2002
|
Application #:
|
09129662
|
Filing Dt:
|
08/05/1998
|
|
Title:
|
HIGH SPEED CROSS POINT SWITCH ROUTING CIRCUIT WITH WORD-SYNCHRONOUS SERIAL BACK PLANE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/28/2000
|
Application #:
|
09130196
|
Filing Dt:
|
08/05/1998
|
|
Title:
|
METHODS OF AND APPARATUS FOR MONITORING THE TERMINATION STATUS OF A SCSI BUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/29/2000
|
Application #:
|
09131741
|
Filing Dt:
|
08/10/1998
|
|
Title:
|
SYMMETRIC ADAPTER UNIT FOR SWITCHING A LOGIC SIGNAL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/04/2000
|
Application #:
|
09133394
|
Filing Dt:
|
08/13/1998
|
|
Title:
|
BINARY COUNTER AND METHOD FOR COUNTING TO EXTEND LIFETIME OF STORAGE CELLS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/05/2000
|
Application #:
|
09134760
|
Filing Dt:
|
08/14/1998
|
|
Title:
|
METHOD AND APPARATUS OF BOOT DEVICE SWITCHING BY A FLOPPY DISK
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/21/2000
|
Application #:
|
09138714
|
Filing Dt:
|
08/24/1998
|
|
Title:
|
TIME DELAY CIRCUIT WHICH IS VOLTAGE INDEPENDENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/03/2002
|
Application #:
|
09141899
|
Filing Dt:
|
08/28/1998
|
|
Title:
|
PROCESSOR HAVING AN EXTENDED OPERATING VOLTAGE RANGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/21/2002
|
Application #:
|
09154015
|
Filing Dt:
|
09/16/1998
|
|
Title:
|
WATCHDOG TIMER CONTROL CIRCUIT WITH PERMANENT AND PROGRAMMABLE ENABLEMENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/16/2001
|
Application #:
|
09154016
|
Filing Dt:
|
09/16/1998
|
|
Title:
|
MICROPROCESSOR POWER SUPPLY INCLUDING A PROGRAMMABLE POWER SUPPLY AND A PROGRAMMABLE BROWMOUT DETECTOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/11/2000
|
Application #:
|
09156213
|
Filing Dt:
|
09/17/1998
|
|
Title:
|
FLASH MEMORY ARRAY WITH INTERNAL REFRESH
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/07/1999
|
Application #:
|
09160526
|
Filing Dt:
|
09/24/1998
|
|
Title:
|
FUSE CIRCUIT HAVING ZERO POWER DRAW FOR PARTIALLY BLOWN CONDITION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/24/2001
|
Application #:
|
09161923
|
Filing Dt:
|
09/28/1998
|
|
Title:
|
LINEARLY EXPANDABLE SELF-ROUTING CROSSBAR SWITCH
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/28/2000
|
Application #:
|
09168223
|
Filing Dt:
|
10/07/1998
|
|
Title:
|
INTEGRATED AUDIO MIXER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/12/2002
|
Application #:
|
09172080
|
Filing Dt:
|
10/14/1998
|
|
Title:
|
MODULATION METHOD FOR DATA TRANSMISSION FROM A TRANSPONDER TO A READ-WRITE DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/09/2001
|
Application #:
|
09174896
|
Filing Dt:
|
10/19/1998
|
|
Title:
|
INDEPENDENT HARDWARE THERMAL SENSING AND MONITORING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/05/2000
|
Application #:
|
09179120
|
Filing Dt:
|
10/26/1998
|
|
Title:
|
COUNTER FOR PERFORMING MULTIPLE COUNTS AND METHOD THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/30/2001
|
Application #:
|
09181712
|
Filing Dt:
|
10/28/1998
|
|
Title:
|
INTELLIGENT INPUT/OUTPUT TARGET DEVICE COMMUNICATION AND EXCEPTION HANDLING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/27/2001
|
Application #:
|
09182090
|
Filing Dt:
|
10/29/1998
|
|
Title:
|
POSITIVE AND NEGATIVE VOLTAGE CLAMP FOR A WIRELESS COMMUNICATION INPUT CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/28/2000
|
Application #:
|
09186063
|
Filing Dt:
|
11/09/1998
|
|
Title:
|
BISTABLE FLIP-FLOP
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/13/2001
|
Application #:
|
09187588
|
Filing Dt:
|
11/06/1998
|
|
Title:
|
HAMMER HAVING INTEGRAL STUD AND MAINS SENSOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/05/2000
|
Application #:
|
09191783
|
Filing Dt:
|
11/13/1998
|
|
Title:
|
PULSE CODE SEQUENCE ANALYZER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/30/2002
|
Application #:
|
09191943
|
Filing Dt:
|
11/13/1998
|
|
Title:
|
DATA FAULT TOLERANCE SOFTWARE APPARATUS AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/27/2001
|
Application #:
|
09200542
|
Filing Dt:
|
11/25/1998
|
|
Title:
|
IMPROVED HIGH QUALITY FACTOR CAPACITOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/05/2000
|
Application #:
|
09205651
|
Filing Dt:
|
12/03/1998
|
|
Title:
|
BOUNDARY SCAN METHOD FOR TERMINATING OR MODIFYING INTEGRATED CIRCUIT OPERATING MODES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/01/2001
|
Application #:
|
09221634
|
Filing Dt:
|
12/23/1998
|
|
Title:
|
LAYOUT TECHNIQUE FOR A MATCHING CAPACITOR ARRAY USING A CONTINUOUS TOP ELECTRODE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/11/2001
|
Application #:
|
09230420
|
Filing Dt:
|
01/25/1999
|
|
Title:
|
CAPACITIVE POSITION SENSOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/28/2001
|
Application #:
|
09231928
|
Filing Dt:
|
01/14/1999
|
|
Title:
|
ARRAY ARCHITECTURE AND OPERATING METHOD FOR DIGITAL MULTILEVEL NONVOLATILE MEMORY INTERGATED CIRCUIT SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/08/2001
|
Application #:
|
09232053
|
Filing Dt:
|
01/15/1999
|
|
Title:
|
CIRCUIT FOR POWERING DOWN UNUSED CONFIGURATION BITS TO MINIMIZE POWER CONSUMPTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/17/2001
|
Application #:
|
09246268
|
Filing Dt:
|
02/08/1999
|
|
Title:
|
COMMON-GATE TRANSIMPEDANCE AMPLIFIER WITH DYNAMICALLY CONTROLLED INPUT IMPEDANCE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/05/2002
|
Application #:
|
09250657
|
Filing Dt:
|
02/16/1999
|
|
Title:
|
RAID ARCHITECTURE WITH TWO-DRIVE FAULT TOLERANCE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/06/2001
|
Application #:
|
09250756
|
Filing Dt:
|
02/16/1999
|
|
Title:
|
MICROCONTROLLER WITH INTEGRAL SWITCH MODE POWER SUPPLY CONTROLLER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/28/2000
|
Application #:
|
09251374
|
Filing Dt:
|
02/17/1999
|
|
Title:
|
RADIO FREQUENCY IDENTIFICATION (RFID) SECURITY TAG FOR MERCHANDISE AND METHOD THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/21/2003
|
Application #:
|
09254865
|
Filing Dt:
|
06/04/1999
|
|
Title:
|
METHOD OF CRYPTOLOGICAL AUTHENTIFICATION IN A SCANNING IDENTIFICATION SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/30/2002
|
Application #:
|
09254867
|
Filing Dt:
|
06/14/1999
|
|
Title:
|
DATA TRANSFER METHOD FOR A SCANNING IDENTIFICATION SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/31/2000
|
Application #:
|
09255360
|
Filing Dt:
|
02/23/1999
|
|
Title:
|
NONVOLATILE MEMORY WITH SELF-ALIGNED FLOATING GATE AND FABRICATION PROCESS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/04/2000
|
Application #:
|
09256426
|
Filing Dt:
|
02/23/1999
|
|
Title:
|
TRANSIMPEDANCE AMPLIFIER WITH AUTOMATIC GAIN CONTROL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/21/2000
|
Application #:
|
09256598
|
Filing Dt:
|
02/23/1999
|
|
Title:
|
CALIBRATING ANALOG FUNCTIONS OF AN INTEGRATED CIRCUIT AND STORING CALIBRATION PARAMETERS THEREOF IN A PROGRAMMABLE FUSE ARRAY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/10/2001
|
Application #:
|
09262717
|
Filing Dt:
|
03/04/1999
|
|
Title:
|
REDUCING DIGITAL SWITCHING NOISE IN MIXED SIGNAL IC'S
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/08/2001
|
Application #:
|
09265725
|
Filing Dt:
|
03/09/1999
|
|
Title:
|
PHASE SELECTION CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/12/2002
|
Application #:
|
09266045
|
Filing Dt:
|
03/10/1999
|
|
Title:
|
MICROPROCESSING DEVICE HAVING PROGRAMMABLE WAIT STATES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/17/2001
|
Application #:
|
09267889
|
Filing Dt:
|
03/11/1999
|
|
Title:
|
APPARATUS AND METHOD FOR AN INTEGRATED CIRCUIT HAVING HIGH Q REACTIVE COMPONENTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/09/2001
|
Application #:
|
09272675
|
Filing Dt:
|
03/19/1999
|
|
Title:
|
INDEPENDENTLY PROGRAMMABLE MEMORY SEGMENTS WITHIN A PMOS ELECTRICALLY ERASABLE PROGRAMMABLE READ ONLY MEMORY ARRAY ACHIEVED BY N-WELL SEPARATION AND METHOD THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/23/2002
|
Application #:
|
09273401
|
Filing Dt:
|
03/22/1999
|
|
Title:
|
AUTOMATIC MULTI-MODE TERMINATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/18/2000
|
Application #:
|
09275670
|
Filing Dt:
|
03/24/1999
|
|
Title:
|
FLASH MEMORY CELL WITH SELF-ALIGNED GATES AND FABRICATION PROCESS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/12/2006
|
Application #:
|
09275727
|
Filing Dt:
|
03/24/1999
|
|
Title:
|
STORAGE AREA NETWORK ADMINISTRATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/16/2004
|
Application #:
|
09280112
|
Filing Dt:
|
03/26/1999
|
|
Title:
|
MICROCONTROLLER INSTRUCTION SET
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/13/2004
|
Application #:
|
09280466
|
Filing Dt:
|
03/30/1999
|
|
Title:
|
RADIO FREQUENCY IDENTIFICATION TAG DEVICE WITH SENSOR INPUT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/20/2001
|
Application #:
|
09281570
|
Filing Dt:
|
03/30/1999
|
|
Title:
|
CHARGE PUMP CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/20/2001
|
Application #:
|
09281715
|
Filing Dt:
|
03/30/1999
|
|
Title:
|
METHOD AND APPARATUS FOR CREATING FORMATTED FAT PARTITIONS WITH A HARD DRIVE HAVING A BIOS-LESS CONTROLLER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/23/2002
|
Application #:
|
09282919
|
Filing Dt:
|
03/31/1999
|
|
Title:
|
UNIVERSAL OPTION ROM BIOS INCLUDING MULTIPLE OPTION BIOS IMAGES FOR MULTICHIP SUPPORT AND BOOT SEQUENCE FOR USE THEREWITH
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/11/2001
|
Application #:
|
09285728
|
Filing Dt:
|
04/05/1999
|
|
Title:
|
METHOD FOR TRANSMITTING DIGITAL SIGNALS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/05/2003
|
Application #:
|
09286211
|
Filing Dt:
|
04/05/1999
|
|
Title:
|
SYSTEM FOR EFFICIENT BROADBAND DATA PAYLOAD CONVERSION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/13/2002
|
Application #:
|
09288597
|
Filing Dt:
|
04/08/1999
|
|
Title:
|
MEMORY CELL HAVING AN ONO FILM WITH AN ONO SIDEWALL AND METHOD OF FABRICATING SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/15/2000
|
Application #:
|
09290271
|
Filing Dt:
|
04/13/1999
|
|
Title:
|
DIELECTRIC LAYER OF A MEMORY CELL HAVING A STACKED OXIDE SIDEWALL AND METHOD OF FABRICATING SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/22/2000
|
Application #:
|
09292451
|
Filing Dt:
|
04/15/1999
|
|
Title:
|
ELECTRONIC BLINKER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/26/2000
|
Application #:
|
09299688
|
Filing Dt:
|
04/26/1999
|
|
Title:
|
ULTRA THIN AND FLEXIBLE SCSI CABLE AND METHOD FOR MAKING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/22/2002
|
Application #:
|
09300357
|
Filing Dt:
|
04/27/1999
|
|
Title:
|
METHOD AND APPARATUS FOR EFFICIENT SELECTION OF A BOUNDARY VALUE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/27/2002
|
Application #:
|
09300818
|
Filing Dt:
|
04/27/1999
|
|
Title:
|
METHOD AND SYSTEM FOR AUTOMATICALLY DETERMINING MAXIUMUM DATA THROUGHPUT OVER A BUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/11/2003
|
Application #:
|
09303765
|
Filing Dt:
|
04/29/1999
|
|
Title:
|
PACKET-SWITCH SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/30/2002
|
Application #:
|
09304745
|
Filing Dt:
|
05/04/1999
|
|
Title:
|
MICROCONTROLLER WITH CONFIGURABLE INSTRUCTION SET
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/29/2003
|
Application #:
|
09319232
|
Filing Dt:
|
06/02/1999
|
|
Title:
|
SIGNAL PROCESSING METHOD AND DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/10/2002
|
Application #:
|
09321329
|
Filing Dt:
|
05/27/1999
|
|
Title:
|
FAST STACK SAVE AND RESTORE SYSTEM AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/06/2001
|
Application #:
|
09322126
|
Filing Dt:
|
05/27/1999
|
|
Title:
|
FLASH MEMORY CELL WITH THIN FLOATING GATE WITH ROUNDED SIDE WALL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/15/2001
|
Application #:
|
09322738
|
Filing Dt:
|
05/28/1999
|
|
Title:
|
CONTROLLED ORTHOGONAL CURRENT OSCILLATOR WITH RANGING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/28/2001
|
Application #:
|
09324347
|
Filing Dt:
|
06/02/1999
|
|
Title:
|
METHOD FOR FLASHING A READ ONLY MEMORY (ROM) CHIP OF A HOST ADAPTER WITH UPDATED OPTION ROM BIOS CODE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/19/2000
|
Application #:
|
09332932
|
Filing Dt:
|
06/14/1999
|
|
Title:
|
DIGITAL AUTOMATIC GAIN CONTROL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/05/2000
|
Application #:
|
09333805
|
Filing Dt:
|
06/15/1999
|
|
Title:
|
METHOD AND APPARATUS FOR TESTING A VIDEO DISPLAY CHIP
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/06/2001
|
Application #:
|
09337569
|
Filing Dt:
|
06/22/1999
|
|
Title:
|
VOLTAGE SENSING CIRCUIT AND METHOD FOR PREVENTING A LOW-VOLTAGE FROM BEING INADVERTENTLY SENSED AS A HIGH-VOLTAGE DURING POWER-UP OR POWER-DOWN
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/08/2003
|
Application #:
|
09338451
|
Filing Dt:
|
06/22/1999
|
|
Title:
|
FLASH MEMORY WITH ALTERABLE ERASE SECTOR SIZE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/03/2002
|
Application #:
|
09340539
|
Filing Dt:
|
06/28/1999
|
|
Title:
|
MULTIPLE CHIP SINGLE IMAGE BIOS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/18/2003
|
Application #:
|
09343324
|
Filing Dt:
|
06/30/1999
|
|
Publication #:
|
|
Pub Dt:
|
01/16/2003
| | | | |
|
Title:
|
A SCSI PHASE STATUS REGISTER FOR USE IN REDUCING INSTRUCTIONS EXECUTED BY AN ON-CHIP SEQUENCER IN ASSERTING A SCSI ACKOWLEDGE SIGNAL AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/02/2002
|
Application #:
|
09344291
|
Filing Dt:
|
06/30/1999
|
|
Title:
|
HARDWARE ATTENTION MANAGEMENT CIRCUIT AND METHOD FOR PARALLEL SCSI HOST ADAPTERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/08/2002
|
Application #:
|
09350166
|
Filing Dt:
|
07/09/1999
|
|
Title:
|
EGRESS PORT SCHEDULING USING MEMORY EFFICIENT REQUEST STORAGE
|
|
