Total properties:
1095
Page
3
of
11
Pages:
1 2 3 4 5 6 7 8 9 10 11
|
|
Patent #:
|
|
Issue Dt:
|
03/21/2000
|
Application #:
|
08909563
|
Filing Dt:
|
08/12/1997
|
Title:
|
A DEVICE AND METHOD OF FORMING A METAL TO METAL CAPACITOR WITHIN AN INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
10/12/1999
|
Application #:
|
08911489
|
Filing Dt:
|
08/14/1997
|
Title:
|
NYBRID INORGANIC-ORGANIC COMPOSITE FOR USE AS AN INTERLAYER DIELECTRIC
|
|
|
Patent #:
|
|
Issue Dt:
|
07/25/2000
|
Application #:
|
08912597
|
Filing Dt:
|
08/18/1997
|
Title:
|
CHEMICAL- MECHANICAL POLISHING PAD CONDITIONING SYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/27/1999
|
Application #:
|
08917955
|
Filing Dt:
|
08/27/1997
|
Title:
|
STRESS MIGRATION EVALUATION METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
06/13/2000
|
Application #:
|
08918174
|
Filing Dt:
|
08/25/1997
|
Title:
|
THIN FILM CAPACITORS AND PROCESS FOR MAKING THEM
|
|
|
Patent #:
|
|
Issue Dt:
|
01/02/2001
|
Application #:
|
08918293
|
Filing Dt:
|
08/25/1997
|
Title:
|
POLISHING PAD SURFACE FOR IMPROVED PROCESS CONTROL
|
|
|
Patent #:
|
|
Issue Dt:
|
05/30/2000
|
Application #:
|
08918360
|
Filing Dt:
|
08/26/1997
|
Title:
|
USE OF CORROSION INHIBITING COMPOUNDS TO INHIBIT CORROSION OF METAL PLUGS IN CHEMICAL-MECHANICAL POLISHING
|
|
|
Patent #:
|
|
Issue Dt:
|
12/08/1998
|
Application #:
|
08918394
|
Filing Dt:
|
08/26/1997
|
Title:
|
INTEGRATED CIRCUIT FABRICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
07/25/2000
|
Application #:
|
08918577
|
Filing Dt:
|
08/19/1997
|
Title:
|
INTEGRATED CIRCUIT WITH ISOLATION OF FIELD OXIDATION BY NOBLE GAS IMPLANTATION
|
|
|
Patent #:
|
|
Issue Dt:
|
04/13/1999
|
Application #:
|
08919192
|
Filing Dt:
|
08/20/1997
|
Title:
|
MAUFACTURING METHOD INCLUDING NEAR-FIELD OPTICAL MICROSCOPIC EXAMINATION OF A SEMICONDUCTOR SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/24/1999
|
Application #:
|
08921758
|
Filing Dt:
|
08/25/1997
|
Title:
|
SHAPING POLISHING PAD TO CONTROL MATERIAL REMOVAL RATE SELECTIVELY
|
|
|
Patent #:
|
|
Issue Dt:
|
12/21/1999
|
Application #:
|
08922487
|
Filing Dt:
|
09/03/1997
|
Title:
|
INTEGRATED CIRCUIT PROCESSING
|
|
|
Patent #:
|
|
Issue Dt:
|
08/29/2000
|
Application #:
|
08923316
|
Filing Dt:
|
09/04/1997
|
Title:
|
METHOD OF MECHANICAL POLISHING
|
|
|
Patent #:
|
|
Issue Dt:
|
06/22/1999
|
Application #:
|
08924493
|
Filing Dt:
|
08/27/1997
|
Title:
|
USE OF HYDROFLUORIC ACID FOR EFFECITVE PAD CONDITIONING
|
|
|
Patent #:
|
|
Issue Dt:
|
11/09/1999
|
Application #:
|
08924903
|
Filing Dt:
|
09/08/1997
|
Title:
|
CONSISTENT ALIGNMENT MARK PROFILES ON SEMICONDUCTOR WAFERS USING FINE GRAIN TUNGSTEN PROTECTIVE LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
10/12/1999
|
Application #:
|
08925200
|
Filing Dt:
|
09/08/1997
|
Title:
|
CONSISTENT ALIGNMENT MARK PROFILES ON SEMICONDUCTOR WAFERS USING METAL ORGANIC CHEMICAL VAPOR DEPOSITION TITANIUM NITRIDE PROTECTIVE LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
11/30/1999
|
Application #:
|
08932614
|
Filing Dt:
|
09/17/1997
|
Title:
|
METAL-FILLED VIA/CONTACT OPENING WITH THIN BARRIER LAYERS IN INTEGRATED CIRCUIT STRUCTURE FOR FAST RESPONSE, AND PROCESS FOR MAKING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
03/30/1999
|
Application #:
|
08935584
|
Filing Dt:
|
09/23/1997
|
Title:
|
CONTROLLING GROOVE DIMENSIONS FOR ENHANCED SLURRY FLOW
|
|
|
Patent #:
|
|
Issue Dt:
|
06/15/1999
|
Application #:
|
08936132
|
Filing Dt:
|
09/24/1997
|
Title:
|
DIELECTRIC MATERIALS OF AMORPHOUS COMPOSITIONS AND DEVICES EMPLOYING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
07/03/2001
|
Application #:
|
08938099
|
Filing Dt:
|
09/26/1997
|
Title:
|
MODIFYING CONTACT AREAS OF A POLISHING PAD TO PROMOTE UNIFORM REMOVAL RATES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/02/2001
|
Application #:
|
08939422
|
Filing Dt:
|
09/29/1997
|
Title:
|
INTEGRATED CIRCUIT FABRICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
01/26/1999
|
Application #:
|
08940156
|
Filing Dt:
|
09/29/1997
|
Title:
|
ALIGNMENT MARK CONTRAST ENHANCEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
05/22/2001
|
Application #:
|
08942006
|
Filing Dt:
|
10/01/1997
|
Title:
|
METHOD AND APPARATUS FOR CONCURRENT PAD CONDITIONING AND WAFER BUFF IN CHEMICAL MECHANICAL POLISHING
|
|
|
Patent #:
|
|
Issue Dt:
|
04/27/1999
|
Application #:
|
08943371
|
Filing Dt:
|
10/03/1997
|
Title:
|
ON-CHIP MISALIGNMENT INDICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
05/18/1999
|
Application #:
|
08943585
|
Filing Dt:
|
10/03/1997
|
Title:
|
PROCESS FOR DEVICE FABRICATION IN WHICH A LAYER OF OXYNITRIDE IS FORMED AT LOW TEMPERATURES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/25/2000
|
Application #:
|
08944247
|
Filing Dt:
|
10/06/1997
|
Title:
|
METHOD AND APPARATUS FOR AGITATING AN ETCHANT
|
|
|
Patent #:
|
|
Issue Dt:
|
11/23/1999
|
Application #:
|
08946413
|
Filing Dt:
|
10/07/1997
|
Title:
|
METHOD OF USING GETTER LAYER TO IMPROVE METAL TO METAL CONTACT RESISTANCE AT LOW RADIO FREQUENCY POWER
|
|
|
Patent #:
|
|
Issue Dt:
|
09/14/1999
|
Application #:
|
08947742
|
Filing Dt:
|
10/09/1997
|
Title:
|
PROCESS FOR FORMING SELF-ALIGNED METAL SILICIDE CONTACTS FOR MOS STRUCTURE USING SINGLE SILICIDE-FORMING STEP
|
|
|
Patent #:
|
|
Issue Dt:
|
08/10/1999
|
Application #:
|
08951779
|
Filing Dt:
|
10/16/1997
|
Title:
|
THIN FILM TRANSISTOR AND ORGANIC SEMICONDUCTOR METERIAL THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
08/01/2000
|
Application #:
|
08954006
|
Filing Dt:
|
10/20/1997
|
Title:
|
METHOD FOR IMPROVED GATE OXIDE INTEGRITY ON BULK SILICON
|
|
|
Patent #:
|
|
Issue Dt:
|
04/13/1999
|
Application #:
|
08954791
|
Filing Dt:
|
10/21/1997
|
Title:
|
APPARATUS FOR RAPID THERMAL PROCESSING OF A WAFER
|
|
|
Patent #:
|
|
Issue Dt:
|
04/27/1999
|
Application #:
|
08955384
|
Filing Dt:
|
10/21/1997
|
Title:
|
METHOD OF FORMING A LAYER AND SEMICONDUCTOR SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/28/1999
|
Application #:
|
08960969
|
Filing Dt:
|
10/30/1997
|
Title:
|
CONDITIONING CMP POLISHING PAD USING A HIGH PRESSURE FLUID
|
|
|
Patent #:
|
|
Issue Dt:
|
06/13/2000
|
Application #:
|
08961382
|
Filing Dt:
|
10/30/1997
|
Title:
|
MODIFIED CARRIER FILMS TO PRODUCE MORE UNIFORMLY POLISHED SUBSTRATE SURFACES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/28/1999
|
Application #:
|
08963687
|
Filing Dt:
|
11/04/1997
|
Title:
|
METHOD FOR USING A HARDMASK TO FORM AN OPENING IN A SEMICONDUCTOR SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/22/2000
|
Application #:
|
08965706
|
Filing Dt:
|
11/07/1997
|
Title:
|
METHOD OF CREATING AN INTERCONNECT IN A SUBSTRATE AND SEMICONDUCTOR DEVICE EMPLOYING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
11/02/1999
|
Application #:
|
08972231
|
Filing Dt:
|
11/18/1997
|
Title:
|
TESTING ESD PROTECTION SCHEMES IN SEMICONDUCTOR INTEGRATED CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/19/1999
|
Application #:
|
08972904
|
Filing Dt:
|
11/18/1997
|
Title:
|
INTEGRATED CIRCUIT CONDUCTORS THAT AVOID CURRENT CROWDING
|
|
|
Patent #:
|
|
Issue Dt:
|
11/30/1999
|
Application #:
|
08976033
|
Filing Dt:
|
11/21/1997
|
Title:
|
METHOD AND COMPOSITION FOR REDUCING GATE OXIDE DAMAGE DURING RF SPUTTER CLEAN
|
|
|
Patent #:
|
|
Issue Dt:
|
11/14/2000
|
Application #:
|
08977318
|
Filing Dt:
|
11/24/1997
|
Title:
|
POLYCIDE GATE STRUCTURE WITH INTERMEDIATE BARRIER
|
|
|
Patent #:
|
|
Issue Dt:
|
11/09/1999
|
Application #:
|
08977319
|
Filing Dt:
|
11/24/1997
|
Title:
|
LAYERED SILICON NITRIDE DEPOSITION PROCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/28/2000
|
Application #:
|
08978979
|
Filing Dt:
|
11/26/1997
|
Title:
|
IMPROVED ELECTRO-STATIC DISCHARGE PROTECTION OF CMOS INTEGRATED CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/15/1998
|
Application #:
|
08979297
|
Filing Dt:
|
11/26/1997
|
Title:
|
METHOD FOR REMOVING ETCHING RESIDUES AND CONTAMINANTS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/01/2000
|
Application #:
|
08986537
|
Filing Dt:
|
12/08/1997
|
Title:
|
PROBE POINTS AND MARKERS FOR CRITCAL PATHS AND INTEGRATED CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/28/2000
|
Application #:
|
08987491
|
Filing Dt:
|
12/09/1997
|
Title:
|
LITHOGRAPHIC PROCESS FOR DEVICE FABRICATION USING A MULTILAYER MASK WHICH HAS BEEN PREVIOUSLY INSPECTED
|
|
|
Patent #:
|
|
Issue Dt:
|
04/15/2003
|
Application #:
|
08995435
|
Filing Dt:
|
12/22/1997
|
Title:
|
COMPOUND, HIGH-K, GATE AND CAPACITATOR INSULATOR LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
04/17/2001
|
Application #:
|
08995875
|
Filing Dt:
|
12/22/1997
|
Title:
|
SILICIDE ENCAPSULATION OF POLYSILICON GATE AND INTERCONNECT
|
|
|
Patent #:
|
|
Issue Dt:
|
05/08/2001
|
Application #:
|
09000930
|
Filing Dt:
|
12/30/1997
|
Title:
|
METHOD OF DOPING A SEMICONDUCTOR SURFACE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/28/2000
|
Application #:
|
09002497
|
Filing Dt:
|
01/02/1998
|
Title:
|
DETECTING DEFECTS IN INTEGRATED CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/11/2003
|
Application #:
|
09005364
|
Filing Dt:
|
01/09/1998
|
Title:
|
METHOD AND APPARATUS FOR USING ACROSS WAFER BACK PRESSURE DIFFERENTIALS TO INFLUENCE THE PERFORMANCE OF CHEMICAL MECHANICAL POLISHING
|
|
|
Patent #:
|
|
Issue Dt:
|
11/02/1999
|
Application #:
|
09006347
|
Filing Dt:
|
01/13/1998
|
Title:
|
FIELD EMISSION DEVICES EMPLOYING DIAMOND PARTICLE EMITTERS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/06/2001
|
Application #:
|
09009399
|
Filing Dt:
|
01/20/1998
|
Title:
|
INSITU DRY CLEANING PROCESS FOR POLY GATE ETCH
|
|
|
Patent #:
|
|
Issue Dt:
|
01/25/2000
|
Application #:
|
09013486
|
Filing Dt:
|
01/26/1998
|
Title:
|
METHOD OF REDUCING MOBILE ION CONTAMINANTS IN SEMICONDUCTOR FILMS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/26/2000
|
Application #:
|
09013510
|
Filing Dt:
|
01/26/1998
|
Title:
|
PROCESS MONITOR CIRCUITRY FOR INTEGRATED CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/28/2000
|
Application #:
|
09015981
|
Filing Dt:
|
01/30/1998
|
Title:
|
A SEMICONDUCTOR DEVICE CONFIGURED TO CONTROL DOPANT
DIFFUSION IN THE SEMICONDUCTOR DEVICE SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/07/2000
|
Application #:
|
09020029
|
Filing Dt:
|
02/06/1998
|
Title:
|
LOCAL INTERCONNECTION PROCESS FOR PREVENTING DOPANT CROSS DIFFUSION IN SHARED GATE ELECTRODES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/24/2000
|
Application #:
|
09023220
|
Filing Dt:
|
02/12/1998
|
Title:
|
PROCESS UTILIZING SELECTIVE TED EFFECT WHEN FORMING DEVICES WITH SHALLOW JUNCTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/04/2000
|
Application #:
|
09026227
|
Filing Dt:
|
02/19/1998
|
Title:
|
PROCESS FOR PATTERNING CONDUCTIVE POLYANILINE FILMS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/21/1999
|
Application #:
|
09027307
|
Filing Dt:
|
02/20/1998
|
Title:
|
METHOD OF SINGLE STEP DAMASCENE PROCESS FOR DEPOSITION AND GLOBAL PLANARIZATION
|
|
|
Patent #:
|
|
Issue Dt:
|
08/03/1999
|
Application #:
|
09028966
|
Filing Dt:
|
02/24/1998
|
Title:
|
REPAIRING FRACTURED WAFERS IN SEMICONDUCTER MANUFACTURING
|
|
|
Patent #:
|
|
Issue Dt:
|
09/21/1999
|
Application #:
|
09034079
|
Filing Dt:
|
03/03/1998
|
Title:
|
INTEGRATED CIRCUIT FABRICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/07/2000
|
Application #:
|
09038684
|
Filing Dt:
|
03/09/1998
|
Title:
|
METHOD OF FORMING VARIABLE THICKNESS GATE DIELECTRICS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/13/1999
|
Application #:
|
09041434
|
Filing Dt:
|
03/12/1998
|
Title:
|
ELECTRONIC COMONENTS WITH DOPED METAL OXIDE DIELECTRIC MATERIALS AND A PROCESS FOR MAKING ELECTRONIC COMPONENTS WITH DOPED METAL OXIDE DIELECTRIC MATERIALS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/19/2000
|
Application #:
|
09042388
|
Filing Dt:
|
03/12/1998
|
Title:
|
PROCESS FOR FABRICATING BIPOLAR AND BICMOS DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/10/2000
|
Application #:
|
09045738
|
Filing Dt:
|
03/19/1998
|
Title:
|
RETICLE BASED SKEW LOTS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/07/2000
|
Application #:
|
09049531
|
Filing Dt:
|
03/27/1998
|
Title:
|
MOLD FOR NON - PHOTOLITHOGRAPHIC FABRICATION OF MICROSTRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/07/1999
|
Application #:
|
09050711
|
Filing Dt:
|
03/30/1998
|
Title:
|
BIPOLAR TRANSISTOR WITH MOS-CONTROLLED PROTECTION FOR REVERSE-BIASED EMITTER-BASE JUNCTION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/19/2002
|
Application #:
|
09052793
|
Filing Dt:
|
03/31/1998
|
Title:
|
METHOD OF FORMING A TRENCH CAPACITOR EXTENDING BETWEEN AN UPPER AND A LOWER INTERCONNECTS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/19/2002
|
Application #:
|
09052793
|
Filing Dt:
|
03/31/1998
|
Title:
|
METHOD OF FORMING A TRENCH CAPACITOR EXTENDING BETWEEN AN UPPER AND A LOWER INTERCONNECTS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/02/2000
|
Application #:
|
09052851
|
Filing Dt:
|
03/31/1998
|
Title:
|
HIGH ASPECT RATIO, METAL-TO-METAL, LINEAR CAPACITOR FOR AN INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
06/13/2000
|
Application #:
|
09053908
|
Filing Dt:
|
04/02/1998
|
Title:
|
CALIBRATION SAMPLE FOR PARTICLE ANALYZERS AND METHOD FOR MAKING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
11/02/1999
|
Application #:
|
09056133
|
Filing Dt:
|
04/07/1998
|
Title:
|
PROCESS FOR FORMING PATTERNED DIELECTRIC OXIDE FILMS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/10/2003
|
Application #:
|
09056555
|
Filing Dt:
|
04/07/1998
|
Title:
|
METHOD OF FORMING SEMICONDUCTOR DEVICE WITH LDD STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/16/1999
|
Application #:
|
09057420
|
Filing Dt:
|
04/08/1998
|
Title:
|
MEMBRANE MASK FOR PROJECTION LITHOGRAPHY
|
|
|
Patent #:
|
|
Issue Dt:
|
12/05/2000
|
Application #:
|
09059359
|
Filing Dt:
|
04/13/1998
|
Title:
|
TRILAYER LIFTOFF PROCESS FOR SEMICONDUCTOR DEVICE METALLIZATION
|
|
|
Patent #:
|
|
Issue Dt:
|
12/14/1999
|
Application #:
|
09060420
|
Filing Dt:
|
04/15/1998
|
Title:
|
METHOD FOR MAKING FIELD EFFECT DEVICES AND CAPACITORS WITH IMPROVED THIN FILM DIELECTRICS AND RESULTING DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/18/2000
|
Application #:
|
09067545
|
Filing Dt:
|
04/27/1998
|
Title:
|
MULTISTEP TUNGSTEN CVD PROCESS WITH AMORPHIZATION STEP
|
|
|
Patent #:
|
|
Issue Dt:
|
10/16/2001
|
Application #:
|
09069215
|
Filing Dt:
|
04/29/1998
|
Title:
|
IMPROVED COMPLEMENTARY SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/02/1999
|
Application #:
|
09070387
|
Filing Dt:
|
04/30/1998
|
Title:
|
ELECTRODEPOSITION APPARATUS FOR COATING WAFERS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/25/1999
|
Application #:
|
09071006
|
Filing Dt:
|
05/01/1998
|
Title:
|
METHOD FOR MAKING INP HETEROSTRUCTURE DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/22/2000
|
Application #:
|
09073556
|
Filing Dt:
|
05/06/1998
|
Title:
|
INTEGRATED CIRCUIT HAVING AMORPHOUS SILICIDE LAYER IN CONTACTS AND VIAS AND METHOD OF MANUFACTURE THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
06/06/2000
|
Application #:
|
09074298
|
Filing Dt:
|
05/07/1998
|
Title:
|
PROCESS FOR DEPOSITING TITANIUM NITRIDE FILMS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/18/2000
|
Application #:
|
09080992
|
Filing Dt:
|
05/19/1998
|
Title:
|
DEVICE AND METHOD FOR POLISHING A SEMICONDUCTOR SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/29/2001
|
Application #:
|
09081403
|
Filing Dt:
|
05/18/1998
|
Title:
|
INTEGRATED CIRCUIT STRUCTURE WITH THIN DIELECTRIC BETWEEN AT LEAST LOCAL INTERCONNECT LEVEL AND FIRST METAL INTERCONNECT LEVEL
|
|
|
Patent #:
|
|
Issue Dt:
|
05/02/2000
|
Application #:
|
09081406
|
Filing Dt:
|
05/19/1998
|
Title:
|
POLISHING APPARATUS WITH CARRIER HEAD PIVOTING DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/04/2000
|
Application #:
|
09082162
|
Filing Dt:
|
05/20/1998
|
Title:
|
METHOD OF PLANARIZING A SURFACE ON A SEMICONDUCTOR WAFER
|
|
|
Patent #:
|
|
Issue Dt:
|
02/15/2000
|
Application #:
|
09083072
|
Filing Dt:
|
05/21/1998
|
Title:
|
METHOD OF ELIMINATING AGGLOMERATE PARTICLES IN A POLISHING SLURRY
|
|
|
Patent #:
|
|
Issue Dt:
|
08/01/2000
|
Application #:
|
09088852
|
Filing Dt:
|
06/02/1998
|
Title:
|
METHODS AND APPARATUS FOR INCREASING METAL DENSITY IN AN INTEGRATED CIRCUIT WHILE ALSO REDUCING PARASITIC CAPACITANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/03/2006
|
Application #:
|
09092158
|
Filing Dt:
|
06/05/1998
|
Title:
|
A METHOD OF FABRICATING A CONTACT WITH A POST CONTACT PLUG ANNEAL
|
|
|
Patent #:
|
|
Issue Dt:
|
11/27/2001
|
Application #:
|
09096998
|
Filing Dt:
|
06/13/1998
|
Title:
|
PASSIVATED COPPER SURFACES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/06/2001
|
Application #:
|
09097081
|
Filing Dt:
|
06/12/1998
|
Title:
|
IMPROVED PERFORMANCE MONITORING CIRCUITRY FOR INTEGRATED CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/09/2000
|
Application #:
|
09098635
|
Filing Dt:
|
06/16/1998
|
Title:
|
AN IMPROVED METHOD FOR SHALLOW TRENCH ISOLATIONS WITH CHEMICAL- MECHANICAL POLISHING
|
|
|
Patent #:
|
|
Issue Dt:
|
06/13/2000
|
Application #:
|
09099827
|
Filing Dt:
|
06/18/1998
|
Title:
|
INTEGRATED CIRCUIT DEVICE IN WHICH GATE OXIDE THICKNESS IS SELECTED TO CONTROL PLASMA DAMAGE DURING DEVICE FABRICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
06/20/2000
|
Application #:
|
09109335
|
Filing Dt:
|
06/30/1998
|
Title:
|
METHOD AND APPARATUS FOR DETECTING A POLISHING ENDPOINT BASED UPON HEAT CONDUCTED THROUGH A SEMICONDUCTOR WAFER
|
|
|
Patent #:
|
|
Issue Dt:
|
12/19/2000
|
Application #:
|
09109963
|
Filing Dt:
|
07/02/1998
|
Title:
|
MICROMAGNETIC DEVICE FOR DATA TRANSMISSION APPLICATIONS AND METHOD OF MANUFACTURE THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
04/18/2000
|
Application #:
|
09121266
|
Filing Dt:
|
07/23/1998
|
Title:
|
PROCESS FOR FABRICATING A LITHOGRAPHIC MASK
|
|
|
Patent #:
|
|
Issue Dt:
|
12/05/2000
|
Application #:
|
09121283
|
Filing Dt:
|
07/22/1998
|
Title:
|
ISOLATION TRENCH IN SEMICONDUCTOR SUBSTRATE WITH NITROGEN-CONTAINING BARRIER REGION, AND PROCESS FOR FORMING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
03/14/2000
|
Application #:
|
09126032
|
Filing Dt:
|
07/29/1998
|
Title:
|
ON-CHIP CAPACITOR STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/11/2000
|
Application #:
|
09127373
|
Filing Dt:
|
07/31/1998
|
Title:
|
SILICON GERMANIUM HETEROSTRUCTURE BIPOLAR TRANSISTOR WITH INDIUM DOPED BASE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/10/2001
|
Application #:
|
09137920
|
Filing Dt:
|
08/20/1998
|
Title:
|
THIN FILM TRANSISTORS
|
|