Total properties:
668
Page
1
of
7
Pages:
1 2 3 4 5 6 7
|
|
Patent #:
|
|
Issue Dt:
|
03/02/2010
|
Application #:
|
07377168
|
Filing Dt:
|
07/10/1989
|
Title:
|
METHOD FOR READING NON-VOLATLILE FERROELECTRIC CAPACITOR MEMORY CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
04/12/2011
|
Application #:
|
07443018
|
Filing Dt:
|
11/29/1989
|
Title:
|
NON-VOLATILE MEMORY CIRCUIT USING FERROELECTRIC CAPACITOR STORAGE ELEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
06/07/2005
|
Application #:
|
09790159
|
Filing Dt:
|
02/20/2001
|
Title:
|
METHOD AND CIRCUIT FOR SETUP AND HOLD DETECT PASS-FAIL TEST MODE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/29/2005
|
Application #:
|
09846119
|
Filing Dt:
|
04/30/2001
|
Title:
|
METHOD OF MAKING A PLANARIZED SEMICONDUCTOR STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/27/2005
|
Application #:
|
09941370
|
Filing Dt:
|
08/28/2001
|
Title:
|
FLASH MEMORY DEVICE AND A METHOD OF FABRICATION THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
04/11/2006
|
Application #:
|
10072164
|
Filing Dt:
|
02/07/2002
|
Title:
|
DUAL-DAMASCENE PROCESS AND ASSOCIATED FLOATING METAL STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/04/2004
|
Application #:
|
10091767
|
Filing Dt:
|
03/07/2002
|
Title:
|
PASSWORD AND DYNAMIC PROTECTION OF FLASH MEMORY DATA
|
|
|
Patent #:
|
|
Issue Dt:
|
12/19/2006
|
Application #:
|
10097674
|
Filing Dt:
|
03/14/2002
|
Title:
|
POLY/SILICIDE STACK AND METHOD OF FORMING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
10/12/2004
|
Application #:
|
10109234
|
Filing Dt:
|
03/27/2002
|
Title:
|
LINER FOR SEMICONDUCTOR MEMORIES AND MANUFACTURING METHOD THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
09/09/2003
|
Application #:
|
10109235
|
Filing Dt:
|
03/27/2002
|
Title:
|
MEMORY WORDLINE HARD MASK
|
|
|
Patent #:
|
|
Issue Dt:
|
11/12/2002
|
Application #:
|
10109516
|
Filing Dt:
|
03/27/2002
|
Title:
|
METHOD OF MAKING MEMORY WORDLINE HARD MASK EXTENSION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/25/2003
|
Application #:
|
10114535
|
Filing Dt:
|
04/01/2002
|
Title:
|
FERROELECTRIC MEMORY WITH BIT-PLATE PARALLEL ARCHITECTURE AND OPERATING METHOD THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
06/15/2004
|
Application #:
|
10117818
|
Filing Dt:
|
04/08/2002
|
Title:
|
PRECISION HIGH-K INTERGATE DIELECTRIC LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
03/18/2014
|
Application #:
|
10118732
|
Filing Dt:
|
04/08/2002
|
Publication #:
|
|
Pub Dt:
|
10/09/2003
| | | | |
Title:
|
MEMORY MANUFACTURING PROCESS WITH BITLINE ISOLATION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/02/2004
|
Application #:
|
10119273
|
Filing Dt:
|
04/08/2002
|
Publication #:
|
|
Pub Dt:
|
10/09/2003
| | | | |
Title:
|
REFRESH SCHEME FOR DYNAMIC PAGE PROGRAMMING
|
|
|
Patent #:
|
|
Issue Dt:
|
05/31/2005
|
Application #:
|
10119366
|
Filing Dt:
|
04/08/2002
|
Title:
|
ERASE METHOD FOR A DUAL BIT MEMORY CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
02/10/2004
|
Application #:
|
10119391
|
Filing Dt:
|
04/08/2002
|
Title:
|
ALGORITHM DYNAMIC REFERENCE PROGRAMMING
|
|
|
Patent #:
|
|
Issue Dt:
|
12/05/2006
|
Application #:
|
10124773
|
Filing Dt:
|
04/16/2002
|
Title:
|
HIDING REFRESH IN 1T-SRAM ARCHITECTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/06/2004
|
Application #:
|
10126207
|
Filing Dt:
|
04/19/2002
|
Title:
|
USING A FIRST LINER LAYER AS A SPACER IN A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/30/2003
|
Application #:
|
10128771
|
Filing Dt:
|
04/22/2002
|
Title:
|
SEMICONDUCTOR MEMORY WITH DEUTERATED MATERIALS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/09/2004
|
Application #:
|
10136034
|
Filing Dt:
|
04/29/2002
|
Publication #:
|
|
Pub Dt:
|
10/30/2003
| | | | |
Title:
|
SYSTEM FOR CONTROL OF PRE-CHARGE LEVELS IN A MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/26/2003
|
Application #:
|
10150204
|
Filing Dt:
|
05/15/2002
|
Title:
|
SELF-ALIGNED POLYSILICON POLISH
|
|
|
Patent #:
|
|
Issue Dt:
|
10/19/2004
|
Application #:
|
10150255
|
Filing Dt:
|
05/15/2002
|
Title:
|
METHOD AND SYSTEM FOR SCALING NONVOLATILE MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/18/2006
|
Application #:
|
10163970
|
Filing Dt:
|
06/06/2002
|
Title:
|
IN SITU HARD MASK APPROACH FOR SELF-ALIGNED CONTACT ETCH
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2007
|
Application #:
|
10184336
|
Filing Dt:
|
06/26/2002
|
Title:
|
PROTECTION OF A LOW-K DIELECTRIC IN A PASSIVATION LEVEL
|
|
|
Patent #:
|
|
Issue Dt:
|
05/30/2006
|
Application #:
|
10190002
|
Filing Dt:
|
07/03/2002
|
Title:
|
METHOD FOR SEMICONDUCTOR WAFER PLANARIZATION BY ISOLATION MATERIAL GROWTH
|
|
|
Patent #:
|
|
Issue Dt:
|
11/02/2004
|
Application #:
|
10197116
|
Filing Dt:
|
07/16/2002
|
Publication #:
|
|
Pub Dt:
|
01/22/2004
| | | | |
Title:
|
SYSTEM FOR USING A DYNAMIC REFERENCE IN A DOUBLE-BIT CELL MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
05/10/2005
|
Application #:
|
10210378
|
Filing Dt:
|
07/31/2002
|
Title:
|
SYSTEM AND METHOD FOR ERASE VOLTAGE CONTROL DURING MULTIPLE SECTOR ERASE OF A FLASH MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/26/2004
|
Application #:
|
10217403
|
Filing Dt:
|
08/14/2002
|
Title:
|
REFLOWABLE-DOPED HDP FILM
|
|
|
Patent #:
|
|
Issue Dt:
|
05/04/2004
|
Application #:
|
10217821
|
Filing Dt:
|
08/12/2002
|
Title:
|
SALICIDED GATE FOR VIRTUAL GROUND ARRAYS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/22/2004
|
Application #:
|
10223920
|
Filing Dt:
|
08/20/2002
|
Title:
|
MEMORY DEVICE AND METHOD OF MAKING
|
|
|
Patent #:
|
|
Issue Dt:
|
08/03/2004
|
Application #:
|
10226912
|
Filing Dt:
|
08/22/2002
|
Publication #:
|
|
Pub Dt:
|
02/26/2004
| | | | |
Title:
|
PRECHARGING SCHEME FOR READING A MEMORY CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
06/07/2005
|
Application #:
|
10241236
|
Filing Dt:
|
09/11/2002
|
Title:
|
LOW-K DIELECTRIC LAYER WITH AIR GAPS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/28/2006
|
Application #:
|
10243315
|
Filing Dt:
|
09/12/2002
|
Publication #:
|
|
Pub Dt:
|
03/18/2004
| | | | |
Title:
|
SYSTEM AND METHOD FOR Y-DECODING IN A FLASH MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/01/2004
|
Application #:
|
10243792
|
Filing Dt:
|
09/12/2002
|
Title:
|
METHOD AND SYSTEM TO MINIMIZE PAGE PROGRAMMING TIME FOR FLASH MEMORY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/22/2004
|
Application #:
|
10245146
|
Filing Dt:
|
09/16/2002
|
Title:
|
REFERENCE CELL WITH VARIOUS LOAD CIRCUITS COMPENSATING FOR SOURCE SIDE LOADING EFFECTS IN A NON-VOLATILE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
07/18/2006
|
Application #:
|
10251623
|
Filing Dt:
|
09/20/2002
|
Title:
|
AUTOMATIC BACKUP AND RETRIEVAL OF DATA BETWEEN VOLATILE AND NON-VOLATILE MEMORIES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/21/2008
|
Application #:
|
10277395
|
Filing Dt:
|
10/22/2002
|
Publication #:
|
|
Pub Dt:
|
09/18/2003
| | | | |
Title:
|
SHALLOW TRENCH ISOLATION APPROACH FOR IMPROVED STI CORNER ROUNDING
|
|
|
Patent #:
|
|
Issue Dt:
|
03/23/2004
|
Application #:
|
10292121
|
Filing Dt:
|
11/12/2002
|
Title:
|
FABRICATION OF SHALLOW TRENCH ISOLATION STRUCTURES WITH ROUNDED CORNER AND SELF-ALIGNED GATE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/27/2004
|
Application #:
|
10302672
|
Filing Dt:
|
11/22/2002
|
Publication #:
|
|
Pub Dt:
|
05/27/2004
| | | | |
Title:
|
CASCODE AMPLIFIER CIRCUIT FOR PRODUCING A FAST, STABLE AND ACCURATE BIT LINE VOLTAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/11/2006
|
Application #:
|
10305700
|
Filing Dt:
|
11/26/2002
|
Title:
|
METHOD AND SYSTEM FOR DEFINING A REDUNDANCY WINDOW AROUND A PARTICULAR COLUMN IN A MEMORY ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
05/24/2005
|
Application #:
|
10305750
|
Filing Dt:
|
11/26/2002
|
Title:
|
METHOD OF PROTECTING A MEMORY ARRAY FROM CHARGE DAMAGE DURING FABRICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
06/14/2005
|
Application #:
|
10306252
|
Filing Dt:
|
11/27/2002
|
Publication #:
|
|
Pub Dt:
|
09/02/2004
| | | | |
Title:
|
METHOD AND SYSTEM FOR ERASING A NITRIDE MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/01/2004
|
Application #:
|
10306529
|
Filing Dt:
|
11/27/2002
|
Title:
|
METHOD FOR FABRICATING NITRIDE MEMORY CELLS USING A FLOATING GATE FABRICATION PROCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/11/2006
|
Application #:
|
10307189
|
Filing Dt:
|
11/29/2002
|
Title:
|
MEMORY WITH IMPROVED CHARGE-TRAPPING DIELECTRIC LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
09/21/2004
|
Application #:
|
10307667
|
Filing Dt:
|
12/02/2002
|
Title:
|
SYSTEM FOR PROGRAMMING A NON-VOLATILE MEMORY CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
05/04/2004
|
Application #:
|
10313444
|
Filing Dt:
|
12/05/2002
|
Title:
|
CIRCUIT FOR ACCURATE MEMORY READ OPERATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/18/2004
|
Application #:
|
10313454
|
Filing Dt:
|
12/05/2002
|
Title:
|
STRUCTURE AND METHOD FOR REDUCING CHARGE LOSS IN A MEMORY CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
09/13/2005
|
Application #:
|
10314381
|
Filing Dt:
|
12/06/2002
|
Title:
|
DEUTERIUM INCORPORATED NITRIDE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/07/2004
|
Application #:
|
10315458
|
Filing Dt:
|
12/09/2002
|
Title:
|
DISCONTINUOUS NITRIDE STRUCTURE FOR NON-VOLATILE TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/19/2006
|
Application #:
|
10342549
|
Filing Dt:
|
01/15/2003
|
Title:
|
DIELECTRIC MEMORY CELL STRUCTURE WITH COUNTER DOPED CHANNEL REGION
|
|
|
Patent #:
|
|
Issue Dt:
|
05/17/2005
|
Application #:
|
10342585
|
Filing Dt:
|
01/14/2003
|
Title:
|
FLASH MEMORY CELL PROGRAMMING METHOD AND SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
08/03/2004
|
Application #:
|
10353558
|
Filing Dt:
|
01/29/2003
|
Title:
|
METHOD FOR READING A NON-VOLATILE MEMORY CELL ADJACENT TO AN INACTIVE REGION OF A NON-VOLATILE MEMORY CELL ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
10/28/2003
|
Application #:
|
10356495
|
Filing Dt:
|
02/03/2003
|
Publication #:
|
|
Pub Dt:
|
08/28/2003
| | | | |
Title:
|
NONVOLATILE SEMICONDUCTOR MEMORY DEVICE PROGRAMMING SECOND DYNAMIC REFERENCE CELL ACCORDING TO THRESHOLD VALUE OF FIRST DYNAMIC REFERENCE CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
07/20/2004
|
Application #:
|
10356496
|
Filing Dt:
|
02/03/2003
|
Publication #:
|
|
Pub Dt:
|
06/26/2003
| | | | |
Title:
|
NON-VOLATILE SEMICONDUCTOR STORAGE DEVICE AND METHOD OF READING OUT DATA
|
|
|
Patent #:
|
|
Issue Dt:
|
05/03/2005
|
Application #:
|
10358498
|
Filing Dt:
|
02/04/2003
|
Title:
|
COMPENSATED OSCILLATOR CIRCUIT FOR CHARGE PUMPS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/20/2004
|
Application #:
|
10358866
|
Filing Dt:
|
02/05/2003
|
Title:
|
PERFORMANCE IN FLASH MEMORY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/27/2004
|
Application #:
|
10361378
|
Filing Dt:
|
02/10/2003
|
Title:
|
SELECTION CIRCUIT FOR ACCURATE MEMORY READ OPERATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/17/2005
|
Application #:
|
10379744
|
Filing Dt:
|
03/05/2003
|
Title:
|
FAST BANDGAP REFERENCE CIRCUIT FOR USE IN A LOW POWER SUPPLY A/D BOOSTER
|
|
|
Patent #:
|
|
Issue Dt:
|
08/24/2004
|
Application #:
|
10379885
|
Filing Dt:
|
03/05/2003
|
Title:
|
METHOD OF PROGRAMMING A MEMORY CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
09/21/2004
|
Application #:
|
10382726
|
Filing Dt:
|
03/05/2003
|
Publication #:
|
|
Pub Dt:
|
09/09/2004
| | | | |
Title:
|
CHARGE-TRAPPING MEMORY ARRAYS RESISTANT TO DAMAGE FROM CONTACT HOLE FORMATION
|
|
|
Patent #:
|
|
Issue Dt:
|
06/01/2004
|
Application #:
|
10382731
|
Filing Dt:
|
03/05/2003
|
Title:
|
MEMORY ARRAY HAVING SHALLOW BIT LINE WITH SILICIDE CONTACT PORTION AND METHOD OF FORMATION
|
|
|
Patent #:
|
|
Issue Dt:
|
08/24/2004
|
Application #:
|
10382744
|
Filing Dt:
|
03/05/2003
|
Title:
|
METHOD OF FORMING CORE AND PERIPHERY GATES INCLUDING TWO CRITICAL MASKING STEPS TO FORM A HARD MASK IN A CORE REGION THAT INCLUDES A CRITICAL DIMENSION LESS THAN ACHIEVABLE AT A RESOLUTION LIMIT OF LITHOGRAPHY
|
|
|
Patent #:
|
|
Issue Dt:
|
06/28/2005
|
Application #:
|
10387064
|
Filing Dt:
|
03/11/2003
|
Publication #:
|
|
Pub Dt:
|
09/16/2004
| | | | |
Title:
|
NONVOLATILE SEMICONDUCTOR MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/11/2006
|
Application #:
|
10387427
|
Filing Dt:
|
03/14/2003
|
Publication #:
|
|
Pub Dt:
|
10/23/2003
| | | | |
Title:
|
NON-VOLATILE SEMICONDUCTOR MEMORY AND METHOD OF MANUFACTURING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
06/01/2004
|
Application #:
|
10387617
|
Filing Dt:
|
03/13/2003
|
Title:
|
CIRCUIT FOR FAST AND ACCURATE MEMORY READ OPERATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/05/2005
|
Application #:
|
10392912
|
Filing Dt:
|
03/21/2003
|
Publication #:
|
|
Pub Dt:
|
09/25/2003
| | | | |
Title:
|
NON-VOLATILE SEMICONDUCTOR MEMORY THAT IS BASED ON A VIRTUAL GROUND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
12/23/2003
|
Application #:
|
10394565
|
Filing Dt:
|
03/21/2003
|
Title:
|
ALIGNMENT SYSTEM FOR PLANAR CHARGE TRAPPING DIELECTRIC MEMORY CELL LITHOGRAPHY
|
|
|
Patent #:
|
|
Issue Dt:
|
04/06/2004
|
Application #:
|
10404941
|
Filing Dt:
|
03/31/2003
|
Title:
|
BIT-LINE SHIELDING METHOD FOR FERROELECTRIC MEMORIES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/28/2004
|
Application #:
|
10406415
|
Filing Dt:
|
04/03/2003
|
Publication #:
|
|
Pub Dt:
|
10/07/2004
| | | | |
Title:
|
FAST, ACCURATE AND LOW POWER SUPPLY VOLTAGE BOOSTER USING A/D CONVERTER
|
|
|
Patent #:
|
|
Issue Dt:
|
10/18/2005
|
Application #:
|
10413800
|
Filing Dt:
|
04/15/2003
|
Publication #:
|
|
Pub Dt:
|
10/21/2004
| | | | |
Title:
|
METHOD OF PROGRAMMING DUAL CELL MEMORY DEVICE TO STORE MULTIPLE DATA STATES PER CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
11/23/2004
|
Application #:
|
10422090
|
Filing Dt:
|
04/24/2003
|
Title:
|
METHOD OF CONTROLLING PROGRAM THRESHOLD VOLTAGE DISTRIBUTION OF A DUAL CELL MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/17/2004
|
Application #:
|
10422092
|
Filing Dt:
|
04/24/2003
|
Title:
|
METHOD OF DUAL CELL MEMORY DEVICE OPERATION FOR IMPROVED END-OF-LIFE READ MARGIN
|
|
|
Patent #:
|
|
Issue Dt:
|
03/01/2005
|
Application #:
|
10429140
|
Filing Dt:
|
05/03/2003
|
Title:
|
STRUCTURE AND METHOD FOR A TWO-BIT MEMORY CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
08/10/2004
|
Application #:
|
10429150
|
Filing Dt:
|
05/03/2003
|
Title:
|
METHOD FOR REDUCING SHORT CHANNEL EFFECTS IN MEMORY CELLS AND RELATED STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/13/2005
|
Application #:
|
10431065
|
Filing Dt:
|
05/06/2003
|
Title:
|
METHOD TO OBTAIN TEMPERATURE INDEPENDENT PROGRAM THRESHOLD VOLTAGE DISTRIBUTION USING TEMPERATURE DEPENDENT VOLTAGE REFERENCE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/14/2004
|
Application #:
|
10431320
|
Filing Dt:
|
05/06/2003
|
Title:
|
NON-VOLATILE MEMORY READ CIRCUIT WITH END OF LIFE SIMULATION
|
|
|
Patent #:
|
|
Issue Dt:
|
06/19/2007
|
Application #:
|
10431321
|
Filing Dt:
|
05/06/2003
|
Title:
|
A METHOD FOR MANUFACTURING A DOUBLE BITLINE IMPLANT
|
|
|
Patent #:
|
|
Issue Dt:
|
09/07/2004
|
Application #:
|
10454630
|
Filing Dt:
|
06/05/2003
|
Publication #:
|
|
Pub Dt:
|
11/06/2003
| | | | |
Title:
|
NONVOLATILE SEMICONDUCTOR STORAGE DEVICE AND DATA ERASING METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
01/04/2005
|
Application #:
|
10455310
|
Filing Dt:
|
06/06/2003
|
Publication #:
|
|
Pub Dt:
|
12/09/2004
| | | | |
Title:
|
NONVOLATILE SEMICONDUCTOR MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/29/2008
|
Application #:
|
10600065
|
Filing Dt:
|
06/20/2003
|
Publication #:
|
|
Pub Dt:
|
12/23/2004
| | | | |
Title:
|
MEMORY WITH A CORE-BASED VIRTUAL GROUND AND DYNAMIC REFERENCE SENSING SCHEME
|
|
|
Patent #:
|
|
Issue Dt:
|
09/10/2013
|
Application #:
|
10609159
|
Filing Dt:
|
06/27/2003
|
Title:
|
APPARATUS AND METHOD FOR A METAL OXIDE SEMICONDUCTOR FIELD EFFECT TRANSISTOR WITH SOURCE SIDE PUNCH-THROUGH PROTECTION IMPLANT
|
|
|
Patent #:
|
|
Issue Dt:
|
04/04/2006
|
Application #:
|
10617450
|
Filing Dt:
|
07/11/2003
|
Publication #:
|
|
Pub Dt:
|
01/13/2005
| | | | |
Title:
|
UNDOPED OXIDE LINER/BPSG FOR IMPROVED DATA RETENTION
|
|
|
Patent #:
|
|
Issue Dt:
|
08/23/2005
|
Application #:
|
10631812
|
Filing Dt:
|
08/01/2003
|
Publication #:
|
|
Pub Dt:
|
02/12/2004
| | | | |
Title:
|
NONVOLATILE MEMORY HAVING A TRAP LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
06/13/2006
|
Application #:
|
10633535
|
Filing Dt:
|
08/05/2003
|
Publication #:
|
|
Pub Dt:
|
03/18/2004
| | | | |
Title:
|
NONVOLATILE SEMICONDUCTOR MEMORY DEVICE INCLUDING A PLURALITY OF BLOCKS AND A SENSING CIRCUIT PROVIDED IN EACH OF THE BLOCKS FOR
COMPARING DATA WITH A REFERENCE SIGNAL HAVING A LOAD IMPOSED
THEREON
|
|
|
Patent #:
|
|
Issue Dt:
|
06/13/2006
|
Application #:
|
10635089
|
Filing Dt:
|
08/06/2003
|
Title:
|
MEMORY DEVICE AND METHOD OF SIMULTANEOUS FABRICATION OF CORE AND PERIPHERY OF SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
01/17/2006
|
Application #:
|
10635781
|
Filing Dt:
|
08/06/2003
|
Title:
|
MEMORY DEVICE HAVING SILICIDED BITLINES AND METHOD OF FORMING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
08/17/2004
|
Application #:
|
10635974
|
Filing Dt:
|
08/07/2003
|
Title:
|
MEMORY CIRCUIT FOR PROVIDING WORD LINE REDUNDANCY IN A MEMORY SECTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
06/27/2006
|
Application #:
|
10636336
|
Filing Dt:
|
08/06/2003
|
Title:
|
STRUCTURE AND METHOD TO REDUCE DRAIN INDUCED BARRIER LOWERING
|
|
|
Patent #:
|
|
Issue Dt:
|
10/03/2006
|
Application #:
|
10636337
|
Filing Dt:
|
08/06/2003
|
Publication #:
|
|
Pub Dt:
|
02/10/2005
| | | | |
Title:
|
LOW POWER CHARGE PUMP
|
|
|
Patent #:
|
|
Issue Dt:
|
03/08/2005
|
Application #:
|
10652035
|
Filing Dt:
|
09/02/2003
|
Publication #:
|
|
Pub Dt:
|
06/10/2004
| | | | |
Title:
|
MEMORY CIRCUIT WITH REDUNDANT CONFIGURATION
|
|
|
Patent #:
|
|
Issue Dt:
|
05/31/2005
|
Application #:
|
10654739
|
Filing Dt:
|
09/03/2003
|
Title:
|
PATTERNING FOR ELONGATED VSS CONTACT ON FLASH MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
02/08/2005
|
Application #:
|
10658428
|
Filing Dt:
|
09/10/2003
|
Publication #:
|
|
Pub Dt:
|
05/27/2004
| | | | |
Title:
|
SEMICONDUCTOR MEMORY ENABLING CORRECT SUBSTITUTION OF REDUNDANT CELL ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
04/26/2005
|
Application #:
|
10672093
|
Filing Dt:
|
09/26/2003
|
Title:
|
METHOD OF MANUFACTURING A SEMICONDUCTOR MEMORY WITH DEUTERATED MATERIALS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/27/2005
|
Application #:
|
10677031
|
Filing Dt:
|
10/01/2003
|
Title:
|
MEMORY DEVICE AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
12/06/2005
|
Application #:
|
10677073
|
Filing Dt:
|
10/01/2003
|
Title:
|
MEMORY DEVICE AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
11/22/2005
|
Application #:
|
10677790
|
Filing Dt:
|
10/02/2003
|
Publication #:
|
|
Pub Dt:
|
04/07/2005
| | | | |
Title:
|
MEMORY DEVICE AND METHOD USING POSITIVE GATE STRESS TO RECOVER OVERERASED CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
05/24/2005
|
Application #:
|
10678446
|
Filing Dt:
|
10/03/2003
|
Title:
|
EFFICIENT AND ACCURATE SENSING CIRCUIT AND TECHNIQUE FOR LOW VOLTAGE FLASH MEMORY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/22/2005
|
Application #:
|
10701780
|
Filing Dt:
|
11/05/2003
|
Title:
|
METHOD AND STRUCTURE FOR PROTECTING NROM DEVICES FROM INDUCED CHARGE DAMAGE DURING DEVICE FABRICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
11/22/2005
|
Application #:
|
10708379
|
Filing Dt:
|
02/27/2004
|
Publication #:
|
|
Pub Dt:
|
09/01/2005
| | | | |
Title:
|
METHOD AND APPARATUS FOR IMPROVING CYCLE TIME IN A QUAD DATA RATE SRAM DEVICE
|
|