Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 059981/0315 | |
| Pages: | 7 |
| | Recorded: | 05/23/2022 | | |
| Attorney Dkt #: | 42AE1874-US |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
17711394
|
Filing Dt:
|
04/01/2022
|
|
Publication #:
|
|
Pub Dt:
|
10/05/2023
| | | | |
|
Title:
|
METHOD AND APPARATUS TO IMPLEMENT AN INTEGRATED CIRCUIT INCLUDING BOTH DYNAMIC RANDOM-ACCESS MEMORY (DRAM) AND STATIC RANDOM-ACCESS MEMORY (SRAM)
|
|
|
Assignee
|
|
|
|
|
| 2200 MISSION COLLEGE BOULEVARD |
| SANTA CLARA, CALIFORNIA 95054 |
|
|
Correspondence name and address
|
| |
NICHOLSON DE VOS WEBSTER & ELLIOTT LLP
|
| |
99 ALMADEN BOULEVARD, SUITE 575
|
| |
SAN JOSE, CA 95113
|
Search Results as of:
05/12/2024 09:04 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
