Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 060483/0581 | |
| Pages: | 5 |
| | Recorded: | 07/12/2022 | | |
| Attorney Dkt #: | 44019900US02CON |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/11/2023
|
Application #:
|
17861412
|
Filing Dt:
|
07/11/2022
|
|
Publication #:
|
|
Pub Dt:
|
12/22/2022
| | | | |
|
Title:
|
Silicon-Containing Layer for Bit Line Resistance Reduction
|
|
|
Assignee
|
|
|
|
|
| 3050 BOWERS AVENUE |
| SANTA CLARA, CALIFORNIA 95054 |
|
|
Correspondence name and address
|
| |
SERVILLA WHITNEY LLC
|
| |
33 WOOD AVENUE SOUTH
|
| |
SUITE 830
|
| |
ISELIN, NJ 08830
|
Search Results as of:
05/05/2024 01:31 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
