|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/14/1999
|
Application #:
|
09080430
|
Filing Dt:
|
05/18/1998
|
|
Title:
|
APPARATUS FOR PROCESSING SILICON DEVICE WITH IMPROVED TEMPERATURE CONTROL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/13/2000
|
Application #:
|
09081337
|
Filing Dt:
|
05/19/1998
|
|
Title:
|
TECHNIQUE AND APPARATUS FOR EXTERNALLY MONITORING RPM OF SPIN RINSE DRYER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/29/2001
|
Application #:
|
09081403
|
Filing Dt:
|
05/18/1998
|
|
Title:
|
INTEGRATED CIRCUIT STRUCTURE WITH THIN DIELECTRIC BETWEEN AT LEAST LOCAL INTERCONNECT LEVEL AND FIRST METAL INTERCONNECT LEVEL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/29/2001
|
Application #:
|
09081403
|
Filing Dt:
|
05/18/1998
|
|
Title:
|
INTEGRATED CIRCUIT STRUCTURE WITH THIN DIELECTRIC BETWEEN AT LEAST LOCAL INTERCONNECT LEVEL AND FIRST METAL INTERCONNECT LEVEL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/10/2000
|
Application #:
|
09081475
|
Filing Dt:
|
05/19/1998
|
|
Title:
|
SIMPLE BICMOS PROCESS FOR CREATION OF LOW TRIGGER VOLTAGE SCR AND ZENER DIODE PAD PROTECTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/27/2001
|
Application #:
|
09082810
|
Filing Dt:
|
05/21/1998
|
|
Title:
|
HIGH RELIABILITY BEARING STRUCTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/20/2001
|
Application #:
|
09082924
|
Filing Dt:
|
05/21/1998
|
|
Title:
|
SYSTEM AND METHOD OF MANUFACTURING SEMICUSTOM INTEGRATED CIRCUITS USING RETICLE PRIMITIVES FROM A LIBRARY AND INTERCONNECT RETICLES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/15/2000
|
Application #:
|
09083072
|
Filing Dt:
|
05/21/1998
|
|
Title:
|
METHOD OF ELIMINATING AGGLOMERATE PARTICLES IN A POLISHING SLURRY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/07/1999
|
Application #:
|
09083168
|
Filing Dt:
|
05/22/1998
|
|
Title:
|
ENERGY-SENSITIVE RESIST MATERIAL AND A PROCESS FOR DEVICE FABRICATION USING AN ENERGY-SENSITIVE RESIST MATERIAL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/07/1999
|
Application #:
|
09085913
|
Filing Dt:
|
05/28/1998
|
|
Title:
|
INTEGRATED CIRCUITS WITH TUB-TIES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/09/2000
|
Application #:
|
09086252
|
Filing Dt:
|
05/28/1998
|
|
Title:
|
MOS TRANSISTORS WITH IMPROVED GATE DIELECTRICS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/03/2001
|
Application #:
|
09088801
|
Filing Dt:
|
06/02/1998
|
|
Title:
|
ELECTRON BEAM FAULT DETECTION OF SEMICONDUCTOR DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/10/2000
|
Application #:
|
09089461
|
Filing Dt:
|
06/02/1998
|
|
Title:
|
LASER FAULT CORRECTION OF SEMICONDUCTOR DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/18/2000
|
Application #:
|
09089792
|
Filing Dt:
|
06/03/1998
|
|
Title:
|
DEVICE AND METHOD OF DECREASING CIRCULAR DEFECTS AND CHARGE BUILDUP IN INTEGRATED CIRCUIT FABRICATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/25/2000
|
Application #:
|
09090295
|
Filing Dt:
|
06/04/1998
|
|
Title:
|
DIELECTRIC MATERIALS OF AMORPHOUS COMPOSITIONS OF TI-O2 DOPED WITH RARE EARTH ELEMENTS AND DEVICES EMPLOYING SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/05/1999
|
Application #:
|
09093557
|
Filing Dt:
|
06/08/1998
|
|
Title:
|
ARTICLE COMPRISING AN OXIDE LAYER ON A GAAS-BASED SEMICONDUCTOR BODY, AND METHOD OF MAKING THE ARTICLE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/13/2001
|
Application #:
|
09094920
|
Filing Dt:
|
06/15/1998
|
|
Title:
|
METHOD FOR FABRICATING SEMICONDUCTOR DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/14/2002
|
Application #:
|
09095468
|
Filing Dt:
|
06/10/1998
|
|
Title:
|
SINGLE CRYSTAL SILICON ON POLYCRYSTALLINE SILLICON INTEGRATED CIRCUITS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/14/2000
|
Application #:
|
09098019
|
Filing Dt:
|
06/15/1998
|
|
Title:
|
MODIFIED MULTIPLE LAYER METAL LINE STRUCTURE FOR USE WITH TUNGSTEN- FILLED VIAS IN INTEGRATED CIRCUIT STRUCTURES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/14/2000
|
Application #:
|
09098032
|
Filing Dt:
|
06/15/1998
|
|
Title:
|
PROCESS FOR FORMING VIAS, AND TRENCHES FOR METAL LINES, IN MULTIPLE DIELECTRIC LAYERS OF INTEGRATED CIRCUIT STRUCTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/19/2000
|
Application #:
|
09099715
|
Filing Dt:
|
06/18/1998
|
|
Title:
|
PROCESS FOR FABRICATING INTEGRATED CIRCUITS WITH DUAL GATE DEVICES THEREIN
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/26/1999
|
Application #:
|
09105546
|
Filing Dt:
|
06/26/1998
|
|
Title:
|
OFF-AXIS ILLUMINATOR LENS MASK FOR PHOTOLITHOGRAPHIC PROJECTION SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/13/2000
|
Application #:
|
09105712
|
Filing Dt:
|
06/26/1998
|
|
Title:
|
OPTICAL MONITORING SYSTEM FOR III-V WAFER PROCESSING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/05/2001
|
Application #:
|
09107342
|
Filing Dt:
|
06/30/1998
|
|
Title:
|
METHOD AND APPARATUS FOR DETECTING A POLISHING ENDPOINT BASED UPON INFRARED SIGNALS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/16/1999
|
Application #:
|
09107767
|
Filing Dt:
|
06/30/1998
|
|
Title:
|
LOW THRESHOLD VOLTAGE MOS TRANSISTOR AND METHOD OF MANUFACTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/31/2001
|
Application #:
|
09108091
|
Filing Dt:
|
06/30/1998
|
|
Title:
|
METHOD AND APPARATUS FOR DETECTING AN ION-IMPLANTED POLISHING ENDPOINT LAYER WITHIN A SEMICONDUCTOR WAFER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/16/2001
|
Application #:
|
09108092
|
Filing Dt:
|
06/30/1998
|
|
Title:
|
A WAFER SCALE INTEGRATED CIRCUIT SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/04/2001
|
Application #:
|
09108848
|
Filing Dt:
|
07/01/1998
|
|
Title:
|
SYSTEM AND METHOD OF MANUFACTURING SEMICUSTOM RETICLES USING RETICLE PRIMITIVES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/06/2000
|
Application #:
|
09109331
|
Filing Dt:
|
06/30/1998
|
|
Title:
|
ENDPOINT DETECTION METHOD AND APPARATUS WHICH UTILIZE AN ENDPOINT POLISHING LAYER OF CATALYST MATERIAL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/19/2000
|
Application #:
|
09109963
|
Filing Dt:
|
07/02/1998
|
|
Title:
|
MICROMAGNETIC DEVICE FOR DATA TRANSMISSION APPLICATIONS AND METHOD OF MANUFACTURE THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/05/2000
|
Application #:
|
09111271
|
Filing Dt:
|
07/06/1998
|
|
Title:
|
GENERATING NON-PLANAR TOPOLOGY ON THE SURFACE OF PLANAR AND NEAR-PLANAR SUBSTRATES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/04/2001
|
Application #:
|
09111529
|
Filing Dt:
|
07/08/1998
|
|
Title:
|
APPARATUS FOR DETECTTING AN ENDPOINT POLISHING LAYER OF A SEMICONDUCTOR WAFER HAVING A WAFER CARRIER WITH INDEPENDENT CONCENTRIC SUB-CARRIERS AND ASSOCIATED METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/28/2000
|
Application #:
|
09111534
|
Filing Dt:
|
07/08/1998
|
|
Title:
|
ALIGNMENT TECHNIQUES FOR PHOTOLITHOGRAPHY UTILIZING MULTIPLE PHOTORESIST LAYERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/13/2000
|
Application #:
|
09112222
|
Filing Dt:
|
07/08/1998
|
|
Title:
|
METHOD AND APPARATUS FOR DETECTING AN ENDPOINT POLISHING LAYER BY TRANSMITTING INFRARED LIGHT SIGNALS THROUGH A SEMICONDUCTOR WAFER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/23/2000
|
Application #:
|
09112403
|
Filing Dt:
|
07/08/1998
|
|
Title:
|
IN-SITU CHEMICAL-MECHANICAL POLISHING SLURRY FORMULATION FOR COMPENSATION OF POLISH PAD DEGRADATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/14/2000
|
Application #:
|
09113583
|
Filing Dt:
|
07/10/1998
|
|
Title:
|
SHALLOW TRENCH ISOLATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/16/2002
|
Application #:
|
09113594
|
Filing Dt:
|
07/10/1998
|
|
Title:
|
SONIC ASSISTED STRENGTHENING OF GATE OXIDES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/11/2000
|
Application #:
|
09121284
|
Filing Dt:
|
07/23/1998
|
|
Title:
|
APPARATUS AND METHOD FOR INTEGRATED CIRCUIT WITH VARIABLE CAPACITOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/24/2000
|
Application #:
|
09131860
|
Filing Dt:
|
08/10/1998
|
|
Title:
|
PROCESS FOR DEVICE FABRICATION USING A HIGH-ENERGY BORON IMPLANT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/27/2000
|
Application #:
|
09131921
|
Filing Dt:
|
08/10/1998
|
|
Title:
|
METHOD OF DETECTING A POLISHING ENDPOINT LAYER OF A SEMICONDUCTOR WAFER WHICH INCLUDES A NON-REACTIVE REPORTING SPECIE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/18/2000
|
Application #:
|
09135260
|
Filing Dt:
|
08/17/1998
|
|
Title:
|
METHOD OF FORMING PLANARIZED LAYERS IN AN INTEGRATED CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/27/2000
|
Application #:
|
09136095
|
Filing Dt:
|
08/18/1998
|
|
Title:
|
PROCESS OF CHEMICAL-MECHANICAL POLISHING AND MANUFACTURING AN INTEGRATED CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/19/2002
|
Application #:
|
09140270
|
Filing Dt:
|
08/26/1998
|
|
Title:
|
CAPACITOR IN AN INTEGRATED CIRCUIT AND A METHOD OF MANUFACTURING AN INTEGRATED CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/27/2000
|
Application #:
|
09140275
|
Filing Dt:
|
08/26/1998
|
|
Title:
|
METHOD FOR MAKING DUAL-POLYSILICON STRUCTURES IN INTEGRATED CIRCUITS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/02/2001
|
Application #:
|
09143037
|
Filing Dt:
|
08/28/1998
|
|
Title:
|
PROCESS FOR SEMICONDUCTOR DEVICE FABRICATION HAVING COPPER INTERCONNECTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/22/2000
|
Application #:
|
09143274
|
Filing Dt:
|
08/28/1998
|
|
Title:
|
PROCESS FOR FABRICATING VERTICAL TRANSISTORS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/12/2001
|
Application #:
|
09146418
|
Filing Dt:
|
09/03/1998
|
|
Title:
|
SYSTEM AND METHOD FOR FORMING A UNIFORM THIN GATE OXIDE LAYER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/22/2002
|
Application #:
|
09148028
|
Filing Dt:
|
09/03/1998
|
|
Title:
|
METHOD AND APPARATUS FOR CHEMICAL-MECHANICAL POLISHING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/24/2001
|
Application #:
|
09150076
|
Filing Dt:
|
09/09/1998
|
|
Title:
|
ON-CHIP MISALIGNMENT INDICATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/19/2001
|
Application #:
|
09150220
|
Filing Dt:
|
09/09/1998
|
|
Title:
|
METHOD AND APPARATUS FOR REMOVING PARTICLES FROM A SEMICONDUCTOR WAFER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/10/2001
|
Application #:
|
09150529
|
Filing Dt:
|
09/10/1998
|
|
Title:
|
DEVICE AND METHOD FOR FORMING SEMICONDUCTOR INTERCONNECTIONS IN AN INTEGRATED CIRCUIT SUBSTRATE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/21/2000
|
Application #:
|
09151077
|
Filing Dt:
|
09/10/1998
|
|
Title:
|
DIFFERENTIAL TEMPERATURE CONTROL IN CHEMICAL MECHANICAL POLISHING PROCESSES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/08/2000
|
Application #:
|
09152189
|
Filing Dt:
|
09/12/1998
|
|
Title:
|
ARTICLE COMPRISING AN INDUCTOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/15/2000
|
Application #:
|
09153522
|
Filing Dt:
|
09/15/1998
|
|
Title:
|
MANUFACTURE OF MOSFET DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/17/2002
|
Application #:
|
09156719
|
Filing Dt:
|
09/18/1998
|
|
Title:
|
METHOD OF MAKING AN ARTICLE COMPRISING AN OXIDE LAYER ON A GAAS-BASED SEMICONDUCTOR BODY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/03/2001
|
Application #:
|
09162407
|
Filing Dt:
|
09/29/1998
|
|
Title:
|
SEMICONDUCTOR DEVICE WITH A [AIR OF TRANSISTORS HAVING DUAL WORK FUNCTION GATE ELECTRODES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/02/2003
|
Application #:
|
09164069
|
Filing Dt:
|
09/30/1998
|
|
Title:
|
METHOD FOR COMPOSING A DIELECTRIC LAYER WITHIN AN INTERCONNECT STRUCTURE OF A MULTILAYER SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/04/2000
|
Application #:
|
09164283
|
Filing Dt:
|
10/01/1998
|
|
Title:
|
METHOD FOR REMOVING ETCHING RESIDUES AND CONTAMINANTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/05/2000
|
Application #:
|
09166832
|
Filing Dt:
|
10/05/1998
|
|
Title:
|
SEMICONDUCTOR DEVICE HAVING ALUMINUM CONTACTS OR VIAS AND METHOD OF MANUFACTURE THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/17/2001
|
Application #:
|
09178720
|
Filing Dt:
|
10/26/1998
|
|
Title:
|
METHOD OF MANUFACTURING AN INTEGRATED CIRCUIT USING A SCANNING SYSTEM AND A SCANNING SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/12/2001
|
Application #:
|
09197351
|
Filing Dt:
|
11/20/1998
|
|
Title:
|
APPARATUS FOR HOLDING AND ALIGNING A SCANNING ELECTRON MICROSCOPE SAMPLE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/29/2000
|
Application #:
|
09197833
|
Filing Dt:
|
11/23/1998
|
|
Title:
|
PROCESS FOR MAKING COMPOUND FILMS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/29/2001
|
Application #:
|
09198208
|
Filing Dt:
|
11/23/1998
|
|
Title:
|
CONSISTENT ALIGNMENT MARK PROFILES ON SEMICONDUCTOR WAFERS USING PVD SHADOWING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/21/2000
|
Application #:
|
09204002
|
Filing Dt:
|
12/01/1998
|
|
Title:
|
METHOD OF MAKING AN ORGANIC THIN FILM TRANSISTOR AND ARTICLE MADE BY THE METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/16/2001
|
Application #:
|
09204767
|
Filing Dt:
|
12/03/1998
|
|
Title:
|
APPARATUS AND METHOD FOR DETECTING AN ENDPOINT OF AN ETCHING PROCESS BY TRANSMITTING INFRARED LIGHT SIGNALS THROUGH A SEMICONDUCTOR WAFER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/15/2002
|
Application #:
|
09209787
|
Filing Dt:
|
12/11/1998
|
|
Title:
|
TUNGSTEN SILICIDE NITRIDE AS AN ELECTRODE FOR TANTALUM PENTOXIDE DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/16/2001
|
Application #:
|
09209855
|
Filing Dt:
|
12/11/1998
|
|
Title:
|
METHOD AND APPARATUS FOR SCRIBING A CODE IN AN INACTIVE OUTER CLEAR OUT AREA OF A SEMICONDUCTOR WAFER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/11/2001
|
Application #:
|
09210184
|
Filing Dt:
|
12/11/1998
|
|
Publication #:
|
|
Pub Dt:
|
05/24/2001
| | | | |
|
Title:
|
METHOD AND APPARATUS FOR REMOVING RESIDUAL MATERIAL FROM AN ALIGNMENT MARK OF A SEMICONDUCTOR WAFER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/02/2001
|
Application #:
|
09211024
|
Filing Dt:
|
12/14/1998
|
|
Title:
|
SUBSONIC TO SUPERSONIC AND ULTRASONIC CONDITIONING OF A POLISHING PAD IN A CHEMICAL MECHANICAL POLISHING APPARATUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/18/2000
|
Application #:
|
09211922
|
Filing Dt:
|
12/15/1998
|
|
Title:
|
METHOD FOR COMPOSING A THERMALLY CONDUCTIVE THIN FILM HAVING A LOW DIELECTRIC PROPERTY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/12/2000
|
Application #:
|
09212503
|
Filing Dt:
|
12/15/1998
|
|
Title:
|
ENDPOINT DETECTION METHOD AND APPARATUS WHICH UTILIZE A CHELATING AGENT TO DETECT A POLISHING ENDPOINT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/21/2001
|
Application #:
|
09212931
|
Filing Dt:
|
12/16/1998
|
|
Title:
|
METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE HAVING A RECESSED GATE STRUCTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/23/2001
|
Application #:
|
09213847
|
Filing Dt:
|
12/17/1998
|
|
Title:
|
FABRICATION OF METAL-INSULATOR-METAL CAPACITIVE STRUCTURES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/04/2003
|
Application #:
|
09213948
|
Filing Dt:
|
12/17/1998
|
|
Title:
|
SUBSTRATE PLANARIZATION WITH A CHEMICAL MECHANICAL POLISHING STOP LAYER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/22/2001
|
Application #:
|
09216394
|
Filing Dt:
|
12/18/1998
|
|
Title:
|
FABRICATION OF DIFFERENTIAL GATE OXIDE THICKNESSES ON A SINGLE INTEGRATED CIRCUIT CHIP
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/11/2001
|
Application #:
|
09218649
|
Filing Dt:
|
12/22/1998
|
|
Title:
|
BARRIER FOR COPPER METALLIZATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/09/2002
|
Application #:
|
09219655
|
Filing Dt:
|
12/23/1998
|
|
Title:
|
VERTICAL INTERDIGITATED METAL-INSULATOR-MATAL CAPACITOR FOR AN INTEGRATED CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/26/2001
|
Application #:
|
09221023
|
Filing Dt:
|
12/23/1998
|
|
Title:
|
METHOD OF FORMING AND ELECTRICALLY CONNECTING A VERTICAL INTERDIGITATED METAL-INSULATOR- METAL CAPACITOR EXTENDING BETWEEN INTERCONNECT LAYERS IN AN INTERGRATED CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/19/2002
|
Application #:
|
09222587
|
Filing Dt:
|
12/28/1998
|
|
Title:
|
VERTICAL PNP BIPOLAR TRANSISTOR AND ITS METHOD OF FABRICATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/22/2000
|
Application #:
|
09226730
|
Filing Dt:
|
01/07/1999
|
|
Title:
|
SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/17/2001
|
Application #:
|
09228906
|
Filing Dt:
|
01/11/1999
|
|
Title:
|
CONFINEMENT DEVICE FOR USE IN DRY ETCHING OF SUBSTRATE SURFACE AND METHOD OF DRY ETCHING A WAFER SURFACE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/01/2002
|
Application #:
|
09231265
|
Filing Dt:
|
01/15/1999
|
|
Title:
|
FLAME-FREE WET OXIDATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/19/2000
|
Application #:
|
09232120
|
Filing Dt:
|
01/15/1999
|
|
Title:
|
METHOD FOR REMOVING CONTAMINANTS FROM INTEGRATED CIRCUITS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/29/2000
|
Application #:
|
09232418
|
Filing Dt:
|
01/15/1999
|
|
Title:
|
ELECTRONIC APPARATUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/19/2001
|
Application #:
|
09235735
|
Filing Dt:
|
01/22/1999
|
|
Title:
|
PROCESS FOR FABRICATING DEVICE COMPRISING LEAD ZIRCONATE TITANATE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/21/2001
|
Application #:
|
09236763
|
Filing Dt:
|
01/25/1999
|
|
Title:
|
TRANSISTOR UTILIZING PHOTONIC BAND-GAP MATERIAL AND INTEGRATED CIRCUIT DEVICES COMPRISING SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/04/2001
|
Application #:
|
09236933
|
Filing Dt:
|
01/25/1999
|
|
Title:
|
PROCESS FOR FABRICATING ARTICLE COMPRISING ALIGNED TRUNCATED CARBON NANOTUBES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/26/2001
|
Application #:
|
09236966
|
Filing Dt:
|
01/25/1999
|
|
Title:
|
ARTICLE COMPRISING ENHANCED NANOTUBE EMITTER STRUCTURE AND PROCESS FOR FABRICATING ARTICLE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/27/2001
|
Application #:
|
09243377
|
Filing Dt:
|
02/01/1999
|
|
Title:
|
INTEGRATED CIRCUIT COMPRISING MEANS FOR HIGH FREQUENCY SIGNAL TRANSMISSION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/28/2000
|
Application #:
|
09244327
|
Filing Dt:
|
02/03/1999
|
|
Title:
|
FUNCTIONAL OBIC ANALYSIS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/30/2000
|
Application #:
|
09244857
|
Filing Dt:
|
02/05/1999
|
|
Title:
|
DEVICE AND METHOD FOR PROTECTING ELECTRONIC COMPONENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/16/2000
|
Application #:
|
09245193
|
Filing Dt:
|
02/05/1999
|
|
Title:
|
NMOS ELECTROSTATIC DISCHARGE PROTECTION DEVICE AND METHOD FOR CMOS INTEGRATED CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/10/2001
|
Application #:
|
09246402
|
Filing Dt:
|
02/08/1999
|
|
Title:
|
METHOD FOR FABRICATING A MERGED INTEGRATED CIRCUIT DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/25/2001
|
Application #:
|
09259001
|
Filing Dt:
|
02/26/1999
|
|
Title:
|
SEMICONDUCTOR DEVICE STRUCTURE INCLUDING A TANTALUM PENTOXIDE LAYER SANDWICHED BETWEEN SILICON NITRIDE LAYERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/11/2000
|
Application #:
|
09261270
|
Filing Dt:
|
03/01/1999
|
|
Title:
|
METAL INTERCONNECT STACK FOR INTEGRATED CIRCUIT STRUCTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/23/2001
|
Application #:
|
09263445
|
Filing Dt:
|
03/05/1999
|
|
Title:
|
ON-CHIP SHIELDING OF SIGNALS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/11/2000
|
Application #:
|
09266912
|
Filing Dt:
|
03/12/1999
|
|
Title:
|
ENERGY-SENSITIVE RESIST MATERIAL AND A PROCESS FOR DEVICE FABRICATION USING AN ENERGY-SENSITIVE RESIST MATERIAL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/11/2003
|
Application #:
|
09271084
|
Filing Dt:
|
03/17/1999
|
|
Title:
|
SEMICONDUCTOR DEVICE WITH INCREASED GATE INSULATOR LIFETIME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/23/2000
|
Application #:
|
09273299
|
Filing Dt:
|
03/19/1999
|
|
Title:
|
SCHOTTKY DIODE GUARD RING STRUCTURES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/17/2001
|
Application #:
|
09277778
|
Filing Dt:
|
03/29/1999
|
|
Title:
|
METHOD OF MAKING A CAPACITOR
|
|
