Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 062667/0515 | |
| Pages: | 4 |
| | Recorded: | 02/12/2023 | | |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
2
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/18/2003
|
Application #:
|
09873420
|
Filing Dt:
|
06/05/2001
|
|
Publication #:
|
|
Pub Dt:
|
12/05/2002
| | | | |
|
Title:
|
SEMICONDUCTOR WAFER DESIGNED TO AVOID PROBED MARKS WHILE TESTING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/12/2003
|
Application #:
|
09994700
|
Filing Dt:
|
11/28/2001
|
|
Publication #:
|
|
Pub Dt:
|
05/29/2003
| | | | |
|
Title:
|
WAFER LEVEL PACKAGING FOR MAKING FLIP-CHIPS
|
|
|
Assignee
|
|
|
|
|
| 251 LITTLE FALLS DRIVE |
| WILMINGTON, DELAWARE 19808 |
|
|
Correspondence name and address
|
| |
INTELLECTUAL VENTURES MANAGEMENT - IP LEGAL
|
| |
3150 - 139TH AVE SE BUILDING 4
|
| |
BELLEVUE, WA 98005
|
Search Results as of:
05/15/2024 01:54 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
| 
