USPTO Assignments on the Web

	United States Patent and Trademark Office
	Home\|Site Index\|Search\|Guides\|Contacts\|eBusiness\|eBiz alerts\|News\|Help

Assignments on the Web > Patent Query

Patent Assignment Details

NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:	064741/0939			Pages:	6
		Recorded:	08/28/2023
Attorney Dkt #:	REFILE_7
Conveyance:	CORRECTIVE ASSIGNMENT TO CORRECT THE CONVEYING PARTY'S NAME PREVIOUSLY RECORDED AT REEL: 057857 FRAME: 0193. ASSIGNOR(S) HEREBY CONFIRMS THE CHANGE OF NAME.

Total properties: 30

Patent #:	7124281	Issue Dt:	10/17/2006	Application #:	09667122	Filing Dt:	09/21/2000
Title:	PROCESSING SYSTEM HAVING SEQUENTIAL ADDRESS INDICATOR SIGNALS

Patent #:	6865667	Issue Dt:	03/08/2005	Application #:	09798390	Filing Dt:	03/05/2001
Publication #:	US20020124161	Pub Dt:	09/05/2002
Title:	DATA PROCESSING SYSTEM HAVING REDIRECTING CIRCUITRY AND METHOD THEREFOR

Patent #:	6847573	Issue Dt:	01/25/2005	Application #:	10608719	Filing Dt:	06/26/2003
Publication #:	US20040017714	Pub Dt:	01/29/2004
Title:	SYNCHRONOUS SRAM-COMPATIBLE MEMORY AND METHOD OF DRIVING THE SAME

Patent #:	7555659	Issue Dt:	06/30/2009	Application #:	11363251	Filing Dt:	02/28/2006
Publication #:	US20070201295	Pub Dt:	08/30/2007
Title:	LOW POWER MEMORY ARCHITECTURE

Patent #:	7584344	Issue Dt:	09/01/2009	Application #:	11381284	Filing Dt:	05/02/2006
Publication #:	US20070260863	Pub Dt:	11/08/2007
Title:	INSTRUCTION FOR CONDITIONALLY YIELDING TO A READY THREAD BASED ON PRIORITY CRITERIA

Patent #:	7685393	Issue Dt:	03/23/2010	Application #:	11477659	Filing Dt:	06/30/2006
Publication #:	US20080005518	Pub Dt:	01/03/2008
Title:	SYNCHRONOUS MEMORY READ DATA CAPTURE

Patent #:	7511996	Issue Dt:	03/31/2009	Application #:	11565170	Filing Dt:	11/30/2006
Publication #:	US20080130360	Pub Dt:	06/05/2008
Title:	FLASH MEMORY PROGRAM INHIBIT SCHEME

Patent #:	7554855	Issue Dt:	06/30/2009	Application #:	11613325	Filing Dt:	12/20/2006
Publication #:	US20080155185	Pub Dt:	06/26/2008
Title:	HYBRID SOLID-STATE MEMORY SYSTEM HAVING VOLATILE AND NON-VOLATILE MEMORY

Patent #:	7705642	Issue Dt:	04/27/2010	Application #:	11703634	Filing Dt:	02/08/2007
Publication #:	US20080191782	Pub Dt:	08/14/2008
Title:	SIMPLIFIED BIAS CIRCUITRY FOR DIFFERENTIAL BUFFER STAGE WITH SYMMETRIC LOADS

Patent #:	7593259	Issue Dt:	09/22/2009	Application #:	11762330	Filing Dt:	06/13/2007
Publication #:	US20080062760	Pub Dt:	03/13/2008
Title:	FLASH MULTI-LEVEL THRESHOLD DISTRIBUTION SCHEME

Patent #:	7686000	Issue Dt:	03/30/2010	Application #:	12067590	Filing Dt:	03/20/2008
Publication #:	US20080202485	Pub Dt:	08/28/2008
Title:	CONTROLLER AND METHOD FOR CONTROLLING AN IGNITION COIL

Patent #:	7706188	Issue Dt:	04/27/2010	Application #:	12371088	Filing Dt:	02/13/2009
Publication #:	US20090147569	Pub Dt:	06/11/2009
Title:	FLASH MEMORY PROGRAM INHIBIT SCHEME

Patent #:	7984337	Issue Dt:	07/19/2011	Application #:	12389153	Filing Dt:	02/19/2009
Publication #:	US20100211827	Pub Dt:	08/19/2010
Title:	ADDRESS TRANSLATION TRACE MESSAGE GENERATION FOR DEBUG

Patent #:	7992052	Issue Dt:	08/02/2011	Application #:	12389156	Filing Dt:	02/19/2009
Publication #:	US20100211828	Pub Dt:	08/19/2010
Title:	PROGRAM CORRELATION MESSAGE GENERATION FOR DEBUG

Patent #:	7821827	Issue Dt:	10/26/2010	Application #:	12463759	Filing Dt:	05/11/2009
Publication #:	US20090225595	Pub Dt:	09/10/2009
Title:	FLASH MULTI-LEVEL THRESHOLD DISTRIBUTION SCHEME

Patent #:	8149634	Issue Dt:	04/03/2012	Application #:	12470877	Filing Dt:	05/22/2009
Publication #:	US20090231931	Pub Dt:	09/17/2009
Title:	LOW POWER MEMORY ARCHITECTURE

Patent #:	7924635	Issue Dt:	04/12/2011	Application #:	12472012	Filing Dt:	05/26/2009
Publication #:	US20090279366	Pub Dt:	11/12/2009
Title:	HYBRID SOLID-STATE MEMORY SYSTEM HAVING VOLATILE AND NON-VOLATILE MEMORY

Patent #:	8023321	Issue Dt:	09/20/2011	Application #:	12719413	Filing Dt:	03/08/2010
Publication #:	US20100157684	Pub Dt:	06/24/2010
Title:	FLASH MEMORY PROGRAM INHIBIT SCHEME

Patent #:	8296521	Issue Dt:	10/23/2012	Application #:	12827718	Filing Dt:	06/30/2010
Publication #:	US20100268874	Pub Dt:	10/21/2010
Title:	METHOD OF CONFIGURING NON-VOLATILE MEMORY FOR A HYBRID DISK DRIVE

Patent #:	8102708	Issue Dt:	01/24/2012	Application #:	12884939	Filing Dt:	09/17/2010
Publication #:	US20110007564	Pub Dt:	01/13/2011
Title:	FLASH MULTI-LEVEL THRESHOLD DISTRIBUTION SCHEME

Patent #:	8670262	Issue Dt:	03/11/2014	Application #:	13040254	Filing Dt:	03/03/2011
Publication #:	US20110153973	Pub Dt:	06/23/2011
Title:	HYBRID SOLID-STATE MEMORY SYSTEM HAVING VOLATILE AND NON-VOLATILE MEMORY

Patent #:	8300468	Issue Dt:	10/30/2012	Application #:	13208732	Filing Dt:	08/12/2011
Publication #:	US20110299331	Pub Dt:	12/08/2011
Title:	FLASH MEMORY PROGRAM INHIBIT SCHEME

Patent #:	8462551	Issue Dt:	06/11/2013	Application #:	13328762	Filing Dt:	12/16/2011
Publication #:	US20120087193	Pub Dt:	04/12/2012
Title:	FLASH MULTI-LEVEL THRESHOLD DISTRIBUTION SCHEME

Patent #:	8677084	Issue Dt:	03/18/2014	Application #:	13655582	Filing Dt:	10/19/2012
Publication #:	US20130046921	Pub Dt:	02/21/2013
Title:	METHOD OF CONFIGURING NON-VOLATILE MEMORY FOR A HYBRID DISK DRIVE

Patent #:	9025382	Issue Dt:	05/05/2015	Application #:	13829436	Filing Dt:	03/14/2013
Publication #:	US20140269087	Pub Dt:	09/18/2014
Title:	Lithography-friendly Local Read Circuit for NAND Flash Memory Devices and Manufacturing Method Thereof

Patent #:	8711621	Issue Dt:	04/29/2014	Application #:	13892743	Filing Dt:	05/13/2013
Publication #:	US20130242653	Pub Dt:	09/19/2013
Title:	FLASH MULTI-LEVEL THRESHOLD DISTRIBUTION SCHEME

Patent #:	RE46819	Issue Dt:	05/01/2018	Application #:	14141686	Filing Dt:	12/27/2013
Title:	SYNCHRONOUS MEMORY READ DATA CAPTURE

Patent #:	9263146	Issue Dt:	02/16/2016	Application #:	14208812	Filing Dt:	03/13/2014
Publication #:	US20140192593	Pub Dt:	07/10/2014
Title:	FLASH MULTI-LEVEL THRESHOLD DISTRIBUTION SCHEME

Patent #:	9318499	Issue Dt:	04/19/2016	Application #:	14699831	Filing Dt:	04/29/2015
Publication #:	US20150303210	Pub Dt:	10/22/2015
Title:	Lithography-friendly Local Read Circuit for NAND Flash Memory Devices and Manufacturing Method Thereof

Patent #:	9767881	Issue Dt:	09/19/2017	Application #:	15054873	Filing Dt:	02/26/2016
Publication #:	US20160322095	Pub Dt:	11/03/2016
Title:	DYNAMIC RANDOM ACCESS MEMORY WITH FULLY INDEPENDENT PARTIAL ARRAY REFRESH FUNCTION

Assignor

CONVERSANT INTELLECTUAL PROPERTY MANAGEMENT INC.

Exec Dt:

04/01/2021

Assignee

MOSAID TECHNOLOGIES INCORPORATED

515 LEGGET DRIVE

SUITE 100

OTTAWA, CANADA K2K 3G4

Correspondence name and address
	CONVERSANT IP MANAGEMENT CORP.
	5830 GRANITE PARKWAY #100-247
	PLANO, TX 75024

Search Results as of: 05/21/2024 06:12 PM

If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6

Web interface last modified: August 25, 2017 v.2.6