Total properties:
74
|
|
Patent #:
|
|
Issue Dt:
|
09/07/2010
|
Application #:
|
11276727
|
Filing Dt:
|
03/10/2006
|
Publication #:
|
|
Pub Dt:
|
09/13/2007
| | | | |
Title:
|
INTEGRATED CIRCUIT PACKAGE SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
07/27/2010
|
Application #:
|
11276945
|
Filing Dt:
|
03/17/2006
|
Publication #:
|
|
Pub Dt:
|
09/20/2007
| | | | |
Title:
|
SYSTEM FOR REMOVAL OF AN INTEGRATED CIRCUIT FROM A MOUNT MATERIAL
|
|
|
Patent #:
|
|
Issue Dt:
|
11/09/2010
|
Application #:
|
11278411
|
Filing Dt:
|
04/01/2006
|
Publication #:
|
|
Pub Dt:
|
10/11/2007
| | | | |
Title:
|
INTEGRATED CIRCUIT PACKAGE SYSTEM WITH NET SPACER
|
|
|
Patent #:
|
|
Issue Dt:
|
07/27/2010
|
Application #:
|
11278420
|
Filing Dt:
|
04/01/2006
|
Publication #:
|
|
Pub Dt:
|
10/11/2007
| | | | |
Title:
|
HYBRID STACKING PACKAGE SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
12/14/2010
|
Application #:
|
11279131
|
Filing Dt:
|
04/10/2006
|
Publication #:
|
|
Pub Dt:
|
05/17/2007
| | | | |
Title:
|
INTEGRATED CIRCUIT PACKAGE SYSTEM USING HEAT SLUG
|
|
|
Patent #:
|
|
Issue Dt:
|
08/03/2010
|
Application #:
|
11326211
|
Filing Dt:
|
01/04/2006
|
Publication #:
|
|
Pub Dt:
|
07/12/2007
| | | | |
Title:
|
MULTI-CHIP PACKAGE SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
12/28/2010
|
Application #:
|
11379332
|
Filing Dt:
|
04/19/2006
|
Publication #:
|
|
Pub Dt:
|
10/25/2007
| | | | |
Title:
|
EMBEDDED INTEGRATED CIRCUIT PACKAGE SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
07/27/2010
|
Application #:
|
11381683
|
Filing Dt:
|
05/04/2006
|
Publication #:
|
|
Pub Dt:
|
11/09/2006
| | | | |
Title:
|
STACKED PACKAGE SEMICONDUCTOR MODULE HAVING PACKAGES STACKED IN A CAVITY IN THE MODULE SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/20/2010
|
Application #:
|
11456846
|
Filing Dt:
|
07/11/2006
|
Publication #:
|
|
Pub Dt:
|
01/17/2008
| | | | |
Title:
|
INTEGRATED CIRCUIT HEAT SPREADER STACKING METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
11/16/2010
|
Application #:
|
11462247
|
Filing Dt:
|
08/03/2006
|
Publication #:
|
|
Pub Dt:
|
02/07/2008
| | | | |
Title:
|
INTEGRATED CIRCUIT PACKAGE SYSTEM WITH DOWN-SET DIE PAD AND METHOD OF MANUFACTURE THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
08/31/2010
|
Application #:
|
11532455
|
Filing Dt:
|
09/15/2006
|
Publication #:
|
|
Pub Dt:
|
05/17/2007
| | | | |
Title:
|
INTEGRATED CIRCUIT SYSTEM WITH WAFER TRIMMING
|
|
|
Patent #:
|
|
Issue Dt:
|
12/14/2010
|
Application #:
|
11538806
|
Filing Dt:
|
10/04/2006
|
Publication #:
|
|
Pub Dt:
|
05/24/2007
| | | | |
Title:
|
INTEGRATED CIRCUIT STACKING SYSTEM WITH INTEGRATED PASSIVE COMPONENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/20/2010
|
Application #:
|
11608123
|
Filing Dt:
|
12/07/2006
|
Publication #:
|
|
Pub Dt:
|
06/12/2008
| | | | |
Title:
|
INTEGRATED CIRCUIT PACKAGE SYSTEM EMPLOYING THIN PROFILE TECHNIQUES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/10/2010
|
Application #:
|
11608827
|
Filing Dt:
|
12/09/2006
|
Publication #:
|
|
Pub Dt:
|
06/12/2008
| | | | |
Title:
|
STACKED INTEGRATED CIRCUIT PACKAGE-IN-PACKAGE SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
08/17/2010
|
Application #:
|
11670862
|
Filing Dt:
|
02/02/2007
|
Publication #:
|
|
Pub Dt:
|
08/07/2008
| | | | |
Title:
|
INTEGRATED CIRCUIT PACKAGE SYSTEM WITH INTEGRAL INNER LEAD AND PADDLE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/23/2010
|
Application #:
|
11745045
|
Filing Dt:
|
05/07/2007
|
Publication #:
|
|
Pub Dt:
|
11/13/2008
| | | | |
Title:
|
ULTRA THIN BUMPED WAFER WITH UNDER-FILM
|
|
|
Patent #:
|
|
Issue Dt:
|
11/09/2010
|
Application #:
|
11766787
|
Filing Dt:
|
06/21/2007
|
Publication #:
|
|
Pub Dt:
|
12/25/2008
| | | | |
Title:
|
INTEGRATED CIRCUIT PACKAGE SYSTEM EMPLOYING DEVICE STACKING
|
|
|
Patent #:
|
|
Issue Dt:
|
07/27/2010
|
Application #:
|
11768730
|
Filing Dt:
|
06/26/2007
|
Publication #:
|
|
Pub Dt:
|
01/01/2009
| | | | |
Title:
|
INTEGRATED CIRCUIT PACKAGE SYSTEM WITH TOP AND BOTTOM TERMINALS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/04/2011
|
Application #:
|
11769512
|
Filing Dt:
|
06/27/2007
|
Publication #:
|
|
Pub Dt:
|
01/01/2009
| | | | |
Title:
|
INTEGRATED CIRCUIT PACKAGE SYSTEM WITH OVERHANGING CONNECTION STACK
|
|
|
Patent #:
|
|
Issue Dt:
|
01/04/2011
|
Application #:
|
11770690
|
Filing Dt:
|
06/28/2007
|
Publication #:
|
|
Pub Dt:
|
01/01/2009
| | | | |
Title:
|
CIRCUIT SYSTEM WITH CIRCUIT ELEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
09/21/2010
|
Application #:
|
11771086
|
Filing Dt:
|
06/29/2007
|
Publication #:
|
|
Pub Dt:
|
01/01/2009
| | | | |
Title:
|
STACKABLE PACKAGE BY USING INTERNAL STACKING MODULES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/12/2010
|
Application #:
|
11849087
|
Filing Dt:
|
08/31/2007
|
Publication #:
|
|
Pub Dt:
|
03/05/2009
| | | | |
Title:
|
INTEGRATED CIRCUIT PACKAGE-IN-PACKAGE SYSTEM WITH SIDE-BY-SIDE AND OFFSET STACKING
|
|
|
Patent #:
|
|
Issue Dt:
|
07/20/2010
|
Application #:
|
11858588
|
Filing Dt:
|
09/20/2007
|
Publication #:
|
|
Pub Dt:
|
03/26/2009
| | | | |
Title:
|
INTEGRATED CIRCUIT PACKAGE SYSTEM WITH MULTIPLE DEVICE UNITS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/13/2010
|
Application #:
|
11858861
|
Filing Dt:
|
09/20/2007
|
Publication #:
|
|
Pub Dt:
|
01/10/2008
| | | | |
Title:
|
INTEGRATED CIRCUIT PACKAGE-IN-PACKAGE SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
11/09/2010
|
Application #:
|
11861244
|
Filing Dt:
|
09/25/2007
|
Publication #:
|
|
Pub Dt:
|
11/06/2008
| | | | |
Title:
|
SEMICONDUCTOR WAFER HAVING THROUGH-HOLE VIAS ON SAW STREETS WITH BACKSIDE REDISTRIBUTION LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
08/10/2010
|
Application #:
|
11936461
|
Filing Dt:
|
11/07/2007
|
Publication #:
|
|
Pub Dt:
|
05/07/2009
| | | | |
Title:
|
METHOD OF FORMING AN INDUCTOR ON A SEMICONDUCTOR WAFER
|
|
|
Patent #:
|
|
Issue Dt:
|
09/07/2010
|
Application #:
|
11947377
|
Filing Dt:
|
11/29/2007
|
Publication #:
|
|
Pub Dt:
|
06/04/2009
| | | | |
Title:
|
SEMICONDUCTOR DEVICE AND METHOD OF FORMING THROUGH HOLE VIAS IN DIE EXTENSION REGION AROUND PERIPHERY OF DIE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/23/2010
|
Application #:
|
11951729
|
Filing Dt:
|
12/06/2007
|
Publication #:
|
|
Pub Dt:
|
06/11/2009
| | | | |
Title:
|
SEMICONDUCTOR WAFER LEVEL INTERCONNECT PACKAGE UTILIZING CONDUCTIVE RING AND PAD FOR SEPARATE VOLTAGE SUPPLIES AND METHOD OF MAKING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
08/24/2010
|
Application #:
|
11954613
|
Filing Dt:
|
12/12/2007
|
Publication #:
|
|
Pub Dt:
|
06/18/2009
| | | | |
Title:
|
INTEGRATED CIRCUIT PACKAGE SYSTEM WITH OFFSET STACKING AND ANTI-FLASH STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/03/2010
|
Application #:
|
11957101
|
Filing Dt:
|
12/14/2007
|
Publication #:
|
|
Pub Dt:
|
06/18/2009
| | | | |
Title:
|
SEMICONDUCTOR DEVICE AND METHOD OF FORMING INTERCONNECT STRUCTURE FOR ENCAPSULATED DIE HAVING PRE-APPLIED PROTECTIVE LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
09/07/2010
|
Application #:
|
11958603
|
Filing Dt:
|
12/18/2007
|
Publication #:
|
|
Pub Dt:
|
06/18/2009
| | | | |
Title:
|
SEMICONDUCTOR DEVICE AND METHOD OF FORMING INTEGRATED PASSIVE DEVICE MODULE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/20/2010
|
Application #:
|
11964529
|
Filing Dt:
|
12/26/2007
|
Publication #:
|
|
Pub Dt:
|
07/02/2009
| | | | |
Title:
|
SYSTEM-IN-PACKAGE HAVING INTEGRATED PASSIVE DEVICES AND METHOD THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
12/14/2010
|
Application #:
|
11965160
|
Filing Dt:
|
12/27/2007
|
Publication #:
|
|
Pub Dt:
|
07/02/2009
| | | | |
Title:
|
SEMICONDUCTOR DEVICE WITH OPTICAL SENSOR AND METHOD OF FORMING INTERCONNECT STRUCTURE ON FRONT AND BACKSIDE OF THE DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/21/2010
|
Application #:
|
11965641
|
Filing Dt:
|
12/27/2007
|
Publication #:
|
|
Pub Dt:
|
07/02/2009
| | | | |
Title:
|
MOUNTABLE INTEGRATED CIRCUIT PACKAGE SYSTEM WITH STACKING INTERPOSER
|
|
|
Patent #:
|
|
Issue Dt:
|
01/04/2011
|
Application #:
|
12036056
|
Filing Dt:
|
02/22/2008
|
Publication #:
|
|
Pub Dt:
|
08/27/2009
| | | | |
Title:
|
INTEGRATED CIRCUIT PACKAGE SYSTEM WITH EXTERNAL INTERCONNECTS WITHIN A DIE PLATFORM
|
|
|
Patent #:
|
|
Issue Dt:
|
12/14/2010
|
Application #:
|
12051349
|
Filing Dt:
|
03/19/2008
|
Publication #:
|
|
Pub Dt:
|
09/24/2009
| | | | |
Title:
|
SEMICONDUCTOR DEVICE AND METHOD OF FORMING OXIDE LAYER ON SIGNAL TRACES FOR ELECTRICAL ISOLATION IN FINE PITCH BONDING
|
|
|
Patent #:
|
|
Issue Dt:
|
09/28/2010
|
Application #:
|
12053760
|
Filing Dt:
|
03/24/2008
|
Publication #:
|
|
Pub Dt:
|
09/24/2009
| | | | |
Title:
|
INTEGRATED CIRCUIT PACKAGE SYSTEM WITH STACKING MODULE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/31/2010
|
Application #:
|
12054682
|
Filing Dt:
|
03/25/2008
|
Publication #:
|
|
Pub Dt:
|
10/01/2009
| | | | |
Title:
|
MOUNTABLE INTEGRATED CIRCUIT PACKAGE SYSTEM WITH EXPOSED EXTERNAL INTERCONNECTS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/21/2010
|
Application #:
|
12054701
|
Filing Dt:
|
03/25/2008
|
Publication #:
|
|
Pub Dt:
|
10/01/2009
| | | | |
Title:
|
MOUNTABLE INTEGRATED CIRCUIT PACKAGE SYSTEM WITH SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/20/2010
|
Application #:
|
12055152
|
Filing Dt:
|
03/25/2008
|
Publication #:
|
|
Pub Dt:
|
10/01/2009
| | | | |
Title:
|
FLIP CHIP INTERCONNECTION STRUCTURE WITH BUMP ON PARTIAL PAD AND METHOD THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
12/21/2010
|
Application #:
|
12057299
|
Filing Dt:
|
03/27/2008
|
Publication #:
|
|
Pub Dt:
|
07/31/2008
| | | | |
Title:
|
INTEGRATED CIRCUIT PACKAGE SYSTEM WITH AN ENCAPSULANT CAVITY AND METHOD OF FABRICATION THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
12/28/2010
|
Application #:
|
12122631
|
Filing Dt:
|
05/16/2008
|
Publication #:
|
|
Pub Dt:
|
11/19/2009
| | | | |
Title:
|
PACKAGE SYSTEM INCORPORATING A FLIP-CHIP ASSEMBLY
|
|
|
Patent #:
|
|
Issue Dt:
|
08/17/2010
|
Application #:
|
12132121
|
Filing Dt:
|
06/03/2008
|
Publication #:
|
|
Pub Dt:
|
12/11/2008
| | | | |
Title:
|
INTEGRATED CIRCUIT PACKAGE SYSTEM WITH LEADED PACKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/10/2010
|
Application #:
|
12133133
|
Filing Dt:
|
06/04/2008
|
Publication #:
|
|
Pub Dt:
|
12/10/2009
| | | | |
Title:
|
SEMICONDUCTOR DEVICE HAVING ELECTRICAL DEVICES MOUNTED TO IPD STRUCTURE AND METHOD OF SHIELDING ELECTROMAGNETIC INTERFERENCE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/14/2010
|
Application #:
|
12136723
|
Filing Dt:
|
06/10/2008
|
Publication #:
|
|
Pub Dt:
|
12/10/2009
| | | | |
Title:
|
SEMICONDUCTOR DEVICE AND METHOD OF CONNECTING A SHIELDING LAYER TO GROUND THROUGH CONDUCTIVE VIAS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/04/2011
|
Application #:
|
12137242
|
Filing Dt:
|
06/11/2008
|
Publication #:
|
|
Pub Dt:
|
12/17/2009
| | | | |
Title:
|
METHOD AND APPARATUS FOR WAFER LEVEL INTEGRATION USING TAPERED VIAS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/09/2010
|
Application #:
|
12146101
|
Filing Dt:
|
06/25/2008
|
Publication #:
|
|
Pub Dt:
|
12/31/2009
| | | | |
Title:
|
INTEGRATED CIRCUIT PACKAGE SYSTEM STACKABLE DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/10/2010
|
Application #:
|
12167146
|
Filing Dt:
|
07/02/2008
|
Publication #:
|
|
Pub Dt:
|
01/07/2010
| | | | |
Title:
|
SEMICONDUCTOR DEVICE AND METHOD OF PROVIDING ELECTROSTATIC DISCHARGE PROTECTION FOR INTEGRATED PASSIVE DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/30/2010
|
Application #:
|
12173504
|
Filing Dt:
|
07/15/2008
|
Publication #:
|
|
Pub Dt:
|
01/21/2010
| | | | |
Title:
|
SEMICONDUCTOR DEVICE AND METHOD OF PROVIDING A THERMAL DISSIPATION PATH THROUGH RDL AND CONDUCTIVE VIA
|
|
|
Patent #:
|
|
Issue Dt:
|
11/16/2010
|
Application #:
|
12203332
|
Filing Dt:
|
09/03/2008
|
Publication #:
|
|
Pub Dt:
|
05/21/2009
| | | | |
Title:
|
DROP-MOLD CONFORMABLE MATERIAL AS AN ENCAPSULATION FOR AN INTEGRATED CIRCUIT PACKAGE SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
11/09/2010
|
Application #:
|
12205695
|
Filing Dt:
|
09/05/2008
|
Publication #:
|
|
Pub Dt:
|
03/26/2009
| | | | |
Title:
|
SEMICONDUCTOR DEVICE AND METHOD OF LASER-MARKING WAFERS WITH TAPE APPLIED TO ITS ACTIVE SURFACE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/12/2010
|
Application #:
|
12207459
|
Filing Dt:
|
09/09/2008
|
Publication #:
|
|
Pub Dt:
|
03/11/2010
| | | | |
Title:
|
INTEGRATED CIRCUIT PACKAGE SYSTEM WITH REDISTRIBUTION LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
08/10/2010
|
Application #:
|
12212524
|
Filing Dt:
|
09/17/2008
|
Publication #:
|
|
Pub Dt:
|
03/18/2010
| | | | |
Title:
|
SEMICONDUCTOR DEVICE AND METHOD OF FORMING HIGH-FREQUENCY CIRCUIT STRUCTURE AND METHOD THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
08/17/2010
|
Application #:
|
12236437
|
Filing Dt:
|
09/23/2008
|
Publication #:
|
|
Pub Dt:
|
03/25/2010
| | | | |
Title:
|
QUAD FLAT PACK IN QUAD FLAT PACK INTEGRATED CIRCUIT PACKAGE SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
12/28/2010
|
Application #:
|
12238183
|
Filing Dt:
|
09/25/2008
|
Publication #:
|
|
Pub Dt:
|
03/25/2010
| | | | |
Title:
|
INTEGRATED CIRCUIT PACKAGE SYSTEM FOR STACKABLE DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/30/2010
|
Application #:
|
12266313
|
Filing Dt:
|
11/06/2008
|
Publication #:
|
|
Pub Dt:
|
01/14/2010
| | | | |
Title:
|
EMBEDDED SEMICONDUCTOR DIE PACKAGE AND METHOD OF MAKING THE SAME USING METAL FRAME CARRIER
|
|
|
Patent #:
|
|
Issue Dt:
|
11/30/2010
|
Application #:
|
12276297
|
Filing Dt:
|
11/21/2008
|
Publication #:
|
|
Pub Dt:
|
05/27/2010
| | | | |
Title:
|
ENCAPSULANT INTERPOSER SYSTEM WITH INTEGRATED PASSIVE DEVICES AND MANUFACTURING METHOD THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
11/23/2010
|
Application #:
|
12325587
|
Filing Dt:
|
12/01/2008
|
Publication #:
|
|
Pub Dt:
|
06/03/2010
| | | | |
Title:
|
SEMICONDUCTOR DEVICE AND METHOD OF FORMING AN INTERPOSER PACKAGE WITH THROUGH SILICON VIAS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/04/2011
|
Application #:
|
12329482
|
Filing Dt:
|
12/05/2008
|
Publication #:
|
|
Pub Dt:
|
06/10/2010
| | | | |
Title:
|
INTEGRATED CIRCUIT PACKAGING SYSTEM WITH A PROTRUSION ON AN INNER STACKING MODULE AND METHOD OF MANUFACTURE THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
12/28/2010
|
Application #:
|
12329778
|
Filing Dt:
|
12/08/2008
|
Publication #:
|
|
Pub Dt:
|
06/10/2010
| | | | |
Title:
|
SEMICONDUCTOR PACKAGE WITH SEMICONDUCTOR CORE STRUCTURE AND METHOD OF FORMING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
08/17/2010
|
Application #:
|
12331682
|
Filing Dt:
|
12/10/2008
|
Publication #:
|
|
Pub Dt:
|
06/10/2010
| | | | |
Title:
|
SEMICONDUCTOR DEVICE AND METHOD OF FORMING CONDUCTIVE PILLARS IN RECESSED REGION OF PERIPHERAL AREA AROUND THE DEVICE FOR ELECTRICAL INTERCONNECTION TO OTHER DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/21/2010
|
Application #:
|
12332277
|
Filing Dt:
|
12/10/2008
|
Publication #:
|
|
Pub Dt:
|
06/10/2010
| | | | |
Title:
|
SEMICONDUCTOR DEVICE AND METHOD OF FORMING A SHIELDING LAYER OVER A SEMICONDUCTOR DIE AFTER FORMING A BUILD-UP INTERCONNECT STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/28/2010
|
Application #:
|
12333297
|
Filing Dt:
|
12/11/2008
|
Publication #:
|
|
Pub Dt:
|
06/17/2010
| | | | |
Title:
|
INTEGRATED CIRCUIT PACKAGING SYSTEM HAVING THROUGH SILICON VIA WITH DIRECT INTERCONNECTS AND METHOD OF MANUFACTURE THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
08/31/2010
|
Application #:
|
12334347
|
Filing Dt:
|
12/12/2008
|
Publication #:
|
|
Pub Dt:
|
06/17/2010
| | | | |
Title:
|
INTEGRATED CIRCUIT PACKAGING SYSTEM HAVING THROUGH SILICON VIAS WITH PARTIAL DEPTH METAL FILL REGIONS AND METHOD OF MANUFACTURE THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
08/31/2010
|
Application #:
|
12340638
|
Filing Dt:
|
12/19/2008
|
Publication #:
|
|
Pub Dt:
|
06/24/2010
| | | | |
Title:
|
INTEGRATED CIRCUIT PACKAGING SYSTEM WITH PACKAGE STACKING AND METHOD OF MANUFACTURE THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
12/28/2010
|
Application #:
|
12353020
|
Filing Dt:
|
01/13/2009
|
Publication #:
|
|
Pub Dt:
|
06/04/2009
| | | | |
Title:
|
LEADED STACKED PACKAGES HAVING ELEVATED DIE PADDLE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/04/2011
|
Application #:
|
12408662
|
Filing Dt:
|
03/20/2009
|
Publication #:
|
|
Pub Dt:
|
09/23/2010
| | | | |
Title:
|
INTEGRATED CIRCUIT PACKAGING SYSTEM WITH LAYERED PACKAGING AND METHOD OF MANUFACTURE THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
12/07/2010
|
Application #:
|
12412064
|
Filing Dt:
|
03/26/2009
|
Publication #:
|
|
Pub Dt:
|
09/30/2010
| | | | |
Title:
|
INTEGRATED CIRCUIT PACKAGING SYSTEM WITH PACKAGE STACKING AND METHOD OF MANUFACTURE THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
01/04/2011
|
Application #:
|
12473239
|
Filing Dt:
|
05/27/2009
|
Publication #:
|
|
Pub Dt:
|
09/17/2009
| | | | |
Title:
|
INTEGRATED CIRCUIT PACKAGING SYSTEM WITH ETCHED RING AND DIE PADDLE AND METHOD OF MANUFACTURE THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
11/30/2010
|
Application #:
|
12493108
|
Filing Dt:
|
06/26/2009
|
Publication #:
|
|
Pub Dt:
|
10/22/2009
| | | | |
Title:
|
WAFER LEVEL INTEGRATION PACKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/04/2011
|
Application #:
|
12612630
|
Filing Dt:
|
11/04/2009
|
Publication #:
|
|
Pub Dt:
|
03/04/2010
| | | | |
Title:
|
INTEGRATED CIRCUIT PACKAGE SYSTEM WITH PACKAGE SUBSTRATE HAVING CORNER CONTACTS AND METHOD OF MANUFACTURE THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
11/23/2010
|
Application #:
|
12623351
|
Filing Dt:
|
11/20/2009
|
Publication #:
|
|
Pub Dt:
|
03/18/2010
| | | | |
Title:
|
INTEGRATED CIRCUIT PACKAGE SYSTEM WITH IMAGE SENSOR SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
12/28/2010
|
Application #:
|
12627884
|
Filing Dt:
|
11/30/2009
|
Publication #:
|
|
Pub Dt:
|
03/25/2010
| | | | |
Title:
|
SEMICONDUCTOR DEVICE AND METHOD OF FORMING EMBEDDED PASSIVE CIRCUIT ELEMENTS INTERCONNECTED TO THROUGH HOLE VIAS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/31/2010
|
Application #:
|
12631476
|
Filing Dt:
|
12/04/2009
|
Publication #:
|
|
Pub Dt:
|
04/01/2010
| | | | |
Title:
|
STACKED DIE SEMICONDUCTOR DEVICE HAVING CIRCUIT TAPE
|
|