USPTO Assignments on the Web

	United States Patent and Trademark Office
	Home\|Site Index\|Search\|Guides\|Contacts\|eBusiness\|eBiz alerts\|News\|Help

Patent Assignment Details

NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:	066753/0987			Pages:	7
		Recorded:	03/13/2024
Attorney Dkt #:	PER-001-GEN
Conveyance:	ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).

Total properties: 10

Patent #:	NONE	Issue Dt:		Application #:	17351128	Filing Dt:	06/17/2021
Publication #:	US20220407512	Pub Dt:	12/22/2022
Title:	SWITCH CAPACITANCE CANCELLATION CIRCUIT

Patent #:	NONE	Issue Dt:		Application #:	17351131	Filing Dt:	06/17/2021
Publication #:	US20220407469	Pub Dt:	12/22/2022
Title:	STACKED MULTI-STAGE PROGRAMMABLE LNA ARCHITECTURE

Patent #:	NONE	Issue Dt:		Application #:	17523584	Filing Dt:	11/10/2021
Publication #:	US20230147703	Pub Dt:	05/11/2023
Title:	HYBRID INPUT LNA RF FRONTEND ARCHITECTURE

Patent #:	NONE	Issue Dt:		Application #:	17558106	Filing Dt:	12/21/2021
Publication #:	US20220140479	Pub Dt:	05/05/2022
Title:	PHASED ARRAY TRANSCEIVER WITH BUILT-IN PHASE INTERFEROMETER AND/OR TRANSMITTER LINEARIZATION FEEDBACK

Patent #:	NONE	Issue Dt:		Application #:	17830639	Filing Dt:	06/02/2022
Publication #:	US20230396141	Pub Dt:	12/07/2023
Title:	CIRCUITS AND METHODS FOR GENERATING A CONTINUOUS CURRENT SENSE SIGNAL

Patent #:	11936374	Issue Dt:	03/19/2024	Application #:	17934787	Filing Dt:	09/23/2022
Title:	DRIVER WITH BUILT-IN SELF TESTING OF SWITCH STATUS

Patent #:	NONE	Issue Dt:		Application #:	18153039	Filing Dt:	01/11/2023
Publication #:	US20230245922	Pub Dt:	08/03/2023
Title:	METHODS FOR SIMULTANEOUS GENERATION OF A TRAP-RICH LAYER AND A BOX LAYER

Patent #:	NONE	Issue Dt:		Application #:	18170447	Filing Dt:	02/16/2023
Publication #:	US20230276418	Pub Dt:	08/31/2023
Title:	METHODS AND SYSTEMS FOR DYNAMIC RF BAND ALLOCATION

Patent #:	NONE	Issue Dt:		Application #:	18465825	Filing Dt:	09/12/2023
Publication #:	US20230421109	Pub Dt:	12/28/2023
Title:	DIFFERENTIAL CASCODE AMPLIFIER ARRANGEMENT WITH REDUCED COMMON MODE GATE RF VOLTAGE

Assignor

Exec Dt:

02/24/2024

Assignee

10-1, HIGASHIKOTARI 1-CHOME

NAGAOKAKYO-SHI, JAPAN 617-8555

Correspondence name and address
	ALESSANDRO STEINFL
	155 N LAKE AVE
	SUITE 800
	PASADENA, CA 91101

Search Results as of: 05/08/2024 10:45 PM

If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6

Web interface last modified: August 25, 2017 v.2.6