skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:066946/0520   Pages: 59
Recorded: 03/28/2024
Attorney Dkt #:ST EXAGAN CASES (815063)
Conveyance: MERGER (SEE DOCUMENT FOR DETAILS).
Total properties: 8
1
Patent #:
NONE
Issue Dt:
Application #:
17705025
Filing Dt:
03/25/2022
Publication #:
Pub Dt:
10/06/2022
Title:
ELECTRONIC DEVICE COMPRISING TWO HIGH ELECTRON MOBILITY TRANSISTORS
2
Patent #:
NONE
Issue Dt:
Application #:
17708869
Filing Dt:
03/30/2022
Publication #:
Pub Dt:
10/13/2022
Title:
ELECTRONIC ASSEMBLY PROVIDED WITH A PLURALITY OF HIGH ELECTRON MOBILITY TRANSISTORS
3
Patent #:
NONE
Issue Dt:
Application #:
17709080
Filing Dt:
03/30/2022
Publication #:
Pub Dt:
10/13/2022
Title:
ELECTRONIC DEVICE COMPRISING TWO HIGH ELECTRON MOBILITY TRANSISTORS
4
Patent #:
NONE
Issue Dt:
Application #:
17711597
Filing Dt:
04/01/2022
Publication #:
Pub Dt:
10/20/2022
Title:
BIDIRECTIONAL DEVICE PROVIDED WITH A STACK OF TWO HIGH ELECTRON MOBILITY TRANSISTORS CONNECTED HEAD-TO-TAIL
5
Patent #:
NONE
Issue Dt:
Application #:
17736767
Filing Dt:
05/04/2022
Publication #:
Pub Dt:
11/10/2022
Title:
ELECTRONIC DEVICE PROVIDED WITH A STACK OF TWO HIGH ELECTRON MOBILITY TRANSISTORS ARRANGED IN A BRIDGE HALF-ARM
6
Patent #:
NONE
Issue Dt:
Application #:
18003486
Filing Dt:
12/27/2022
Publication #:
Pub Dt:
08/10/2023
Title:
TRANSISTOR WITH INTERDIGIT ELECTRODES, COMPRISING A GATE TERMINAL CONNECTED BY A PLURALITY OF VERTICAL VIAS TO THE GATE ELECTRODES
7
Patent #:
NONE
Issue Dt:
Application #:
18247861
Filing Dt:
04/04/2023
Publication #:
Pub Dt:
11/23/2023
Title:
METHOD FOR PRODUCING AN ELECTRONIC COMPONENT ASSEMBLY ON THE FRONT FACE OF A SEMI-CONDUCTOR WAFER
8
Patent #:
NONE
Issue Dt:
Application #:
18247872
Filing Dt:
04/04/2023
Publication #:
Pub Dt:
12/21/2023
Title:
METHOD FOR MANUFACTURING A SET OF ELECTRONIC COMPONENTS ON THE FRONT OF A SEMICONDUCTOR SUBSTRATE
Assignor
1
Exec Dt:
06/30/2022
Assignee
1
29 BOULEVARD ROMAIN ROLLAND
MONTROUGE, FRANCE 92120
Correspondence name and address
TESSA MCCLURE
SEED IP LAW GROUP LLP
701 FIFTH AVENUE, SUITE 5400
SEATTLE, WA 98104

Search Results as of: 05/14/2024 11:11 PM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT