|
|
Patent #:
|
|
Issue Dt:
|
10/23/2012
|
Application #:
|
11398809
|
Filing Dt:
|
04/06/2006
|
Publication #:
|
|
Pub Dt:
|
10/11/2007
| | | | |
Title:
|
DEVICES AND METHODS TO IMPROVE CARRIER MOBILITY
|
|
|
Patent #:
|
|
Issue Dt:
|
10/21/2008
|
Application #:
|
11398858
|
Filing Dt:
|
04/06/2006
|
Publication #:
|
|
Pub Dt:
|
03/08/2007
| | | | |
Title:
|
PHASE CHANGE MEMORY CELL WITH TUBULAR HEATER AND MANUFACTURING METHOD THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
03/08/2011
|
Application #:
|
11398912
|
Filing Dt:
|
04/06/2006
|
Publication #:
|
|
Pub Dt:
|
08/10/2006
| | | | |
Title:
|
INTERPOSER CONFIGURED TO REDUCE THE PROFILES OF SEMICONDUCTOR DEVICE ASSEMBLIES, PACKAGES INCLUDING THE SAME, AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/19/2010
|
Application #:
|
11399372
|
Filing Dt:
|
04/07/2006
|
Publication #:
|
|
Pub Dt:
|
08/10/2006
| | | | |
Title:
|
RAISED PHOTODIODE SENSOR TO INCREASE FILL FACTOR AND QUANTUM EFFICIENCY IN SCALED PIXELS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/23/2008
|
Application #:
|
11399761
|
Filing Dt:
|
04/07/2006
|
Publication #:
|
|
Pub Dt:
|
08/17/2006
| | | | |
Title:
|
HIGH DENSITY STEPPED, NON-PLANAR NITRIDE READ ONLY MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
08/10/2010
|
Application #:
|
11399952
|
Filing Dt:
|
04/07/2006
|
Publication #:
|
|
Pub Dt:
|
08/17/2006
| | | | |
Title:
|
POWER UP INITIALIZATION FOR MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
01/04/2011
|
Application #:
|
11400348
|
Filing Dt:
|
04/07/2006
|
Publication #:
|
|
Pub Dt:
|
10/11/2007
| | | | |
Title:
|
HYBRID ELECTRICAL CONTACT
|
|
|
Patent #:
|
|
Issue Dt:
|
03/08/2011
|
Application #:
|
11400603
|
Filing Dt:
|
04/07/2006
|
Publication #:
|
|
Pub Dt:
|
10/11/2007
| | | | |
Title:
|
SIMPLIFIED PITCH DOUBLING PROCESS FLOW
|
|
|
Patent #:
|
|
Issue Dt:
|
06/05/2012
|
Application #:
|
11400707
|
Filing Dt:
|
04/06/2006
|
Publication #:
|
|
Pub Dt:
|
10/11/2007
| | | | |
Title:
|
METHOD OF MANUFACTURE OF CONSTANT GROOVE DEPTH PADS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/01/2009
|
Application #:
|
11400836
|
Filing Dt:
|
04/07/2006
|
Publication #:
|
|
Pub Dt:
|
10/11/2007
| | | | |
Title:
|
ATOMIC LAYER DEPOSITED TITANIUM-DOPED INDIUM OXIDE FILMS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/27/2007
|
Application #:
|
11400993
|
Filing Dt:
|
04/10/2006
|
Publication #:
|
|
Pub Dt:
|
08/17/2006
| | | | |
Title:
|
NON-VOLATILE MEMORY WITH ERASE VERIFY CIRCUIT HAVING COMPARATORS INDICATING UNDER-ERASURE, ERASURE, AND OVER-ERASURE OF MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/02/2008
|
Application #:
|
11401153
|
Filing Dt:
|
04/10/2006
|
Publication #:
|
|
Pub Dt:
|
08/17/2006
| | | | |
Title:
|
DOUBLE DENSITY MRAM WITH PLANAR PROCESSING
|
|
|
Patent #:
|
|
Issue Dt:
|
02/20/2007
|
Application #:
|
11401166
|
Filing Dt:
|
04/10/2006
|
Publication #:
|
|
Pub Dt:
|
08/17/2006
| | | | |
Title:
|
SCRATCH CONTROL MEMORY ARRAY IN A FLASH MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/09/2010
|
Application #:
|
11401521
|
Filing Dt:
|
04/11/2006
|
Publication #:
|
|
Pub Dt:
|
11/09/2006
| | | | |
Title:
|
ELECTRONIC NON-VOLATILE MEMORY DEVICE HAVING A CNAND STRUCTURE AND BEING MONOLITHICALLY INTEGRATED ON SEMICONDUCTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
11/10/2009
|
Application #:
|
11401523
|
Filing Dt:
|
04/11/2006
|
Publication #:
|
|
Pub Dt:
|
01/25/2007
| | | | |
Title:
|
INTEGRATED ELECTRONIC DEVICE HAVING A LOW VOLTAGE ELECTRIC SUPPLY
|
|
|
Patent #:
|
|
Issue Dt:
|
07/07/2009
|
Application #:
|
11402018
|
Filing Dt:
|
04/10/2006
|
Publication #:
|
|
Pub Dt:
|
10/11/2007
| | | | |
Title:
|
METHODS OF FORMING A PLURALITY OF CAPACITORS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/28/2009
|
Application #:
|
11402534
|
Filing Dt:
|
04/12/2006
|
Publication #:
|
|
Pub Dt:
|
11/15/2007
| | | | |
Title:
|
MEMORY BLOCK TESTING
|
|
|
Patent #:
|
|
Issue Dt:
|
10/21/2008
|
Application #:
|
11402535
|
Filing Dt:
|
04/12/2006
|
Publication #:
|
|
Pub Dt:
|
10/18/2007
| | | | |
Title:
|
MULTIPLE SELECT GATE ARCHITECTURE WITH SELECT GATES OF DIFFERENT LENGTHS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/21/2010
|
Application #:
|
11402659
|
Filing Dt:
|
04/11/2006
|
Publication #:
|
|
Pub Dt:
|
10/11/2007
| | | | |
Title:
|
METHODS OF FORMING SEMICONDUCTOR CONSTRUCTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/08/2009
|
Application #:
|
11402698
|
Filing Dt:
|
04/11/2006
|
Publication #:
|
|
Pub Dt:
|
10/11/2007
| | | | |
Title:
|
METHODS OF FORMING SEMICONDUCTOR CONSTRUCTIONS, AND METHODS OF SELECTIVELY REMOVING METAL-CONTAINING MATERIALS RELATIVE TO OXIDE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/2008
|
Application #:
|
11403738
|
Filing Dt:
|
04/13/2006
|
Publication #:
|
|
Pub Dt:
|
08/24/2006
| | | | |
Title:
|
REDUCTION OF ADJACENT FLOATING GATE DATA PATTERN SENSITIVITY
|
|
|
Patent #:
|
|
Issue Dt:
|
06/10/2008
|
Application #:
|
11403780
|
Filing Dt:
|
04/13/2006
|
Publication #:
|
|
Pub Dt:
|
08/24/2006
| | | | |
Title:
|
REDUCTION OF ADJACENT FLOATING GATE DATA PATTERN SENSITIVITY
|
|
|
Patent #:
|
|
Issue Dt:
|
12/12/2006
|
Application #:
|
11403781
|
Filing Dt:
|
04/13/2006
|
Publication #:
|
|
Pub Dt:
|
09/07/2006
| | | | |
Title:
|
REDUCTION OF ADJACENT FLOATING GATE DATA PATTERN SENSITIVITY
|
|
|
Patent #:
|
|
Issue Dt:
|
12/29/2009
|
Application #:
|
11404209
|
Filing Dt:
|
04/13/2006
|
Publication #:
|
|
Pub Dt:
|
10/18/2007
| | | | |
Title:
|
DEVICES AND SYSTEMS INCLUDING THE BIT LINES AND BIT LINE CONTACTS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/15/2010
|
Application #:
|
11404306
|
Filing Dt:
|
04/14/2006
|
Publication #:
|
|
Pub Dt:
|
10/18/2007
| | | | |
Title:
|
METHOD OF PHOTORESIST STRIP FOR PLASMA DOPING PROCESS OF SEMICONDUCTOR MANUFACTURING
|
|
|
Patent #:
|
|
Issue Dt:
|
06/16/2009
|
Application #:
|
11404570
|
Filing Dt:
|
04/13/2006
|
Publication #:
|
|
Pub Dt:
|
11/15/2007
| | | | |
Title:
|
INCREASING THE MEMORY PERFORMANCE OF FLASH MEMORY DEVICES BY WRITING SECTORS SIMULTANEOUSLY TO MULTIPLE FLASH MEMORY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/09/2008
|
Application #:
|
11404577
|
Filing Dt:
|
04/13/2006
|
Publication #:
|
|
Pub Dt:
|
08/31/2006
| | | | |
Title:
|
INCREASING THE MEMORY PERFORMANCE OF FLASH MEMORY DEVICES BY WRITING SECTORS SIMULTANEOUSLY TO MULTIPLE FLASH MEMORY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/09/2009
|
Application #:
|
11404611
|
Filing Dt:
|
04/13/2006
|
Publication #:
|
|
Pub Dt:
|
10/05/2006
| | | | |
Title:
|
METHODS OF DEPOSITING MATERIALS OVER SUBSTRATES, AND METHODS OF FORMING LAYERS OVER SUBSTRATES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/21/2009
|
Application #:
|
11404785
|
Filing Dt:
|
04/17/2006
|
Publication #:
|
|
Pub Dt:
|
10/19/2006
| | | | |
Title:
|
MEMORY MODULE THAT IS CAPABLE OF CONTROLLING INPUT/OUTPUT IN ACCORDANCE WITH TYPE OF MEMORY CHIP
|
|
|
Patent #:
|
|
Issue Dt:
|
04/08/2008
|
Application #:
|
11405045
|
Filing Dt:
|
04/17/2006
|
Publication #:
|
|
Pub Dt:
|
08/17/2006
| | | | |
Title:
|
SUBSTRATE, SEMICONDUCTOR DIE, MULTICHIP MODULE, AND SYSTEM INCLUDING A VIA STRUCTURE COMPRISING A PLURALITY OF CONDUCTIVE ELEMENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/06/2012
|
Application #:
|
11405629
|
Filing Dt:
|
04/18/2006
|
Publication #:
|
|
Pub Dt:
|
10/18/2007
| | | | |
Title:
|
METHODS OF FILLING ISOLATION TRENCHES FOR SEMICONDUCTOR DEVICES AND RESULTING STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/10/2010
|
Application #:
|
11405637
|
Filing Dt:
|
04/18/2006
|
Publication #:
|
|
Pub Dt:
|
10/18/2007
| | | | |
Title:
|
METHOD AND APPARATUS PROVIDING HIGH DENSITY DATA STORAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/29/2008
|
Application #:
|
11405638
|
Filing Dt:
|
04/18/2006
|
Publication #:
|
|
Pub Dt:
|
08/24/2006
| | | | |
Title:
|
SEMICONDUCTOR PACKAGES AND METHODS FOR MAKING AND USING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
12/15/2009
|
Application #:
|
11405762
|
Filing Dt:
|
04/18/2006
|
Publication #:
|
|
Pub Dt:
|
10/18/2007
| | | | |
Title:
|
COUPLINGS WITHIN MEMORY DEVICES AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/03/2009
|
Application #:
|
11406186
|
Filing Dt:
|
04/18/2006
|
Publication #:
|
|
Pub Dt:
|
09/21/2006
| | | | |
Title:
|
FILMS DEPOSITED AT GLANCING INCIDENCE FOR MULTILEVEL METALLIZATION
|
|
|
Patent #:
|
|
Issue Dt:
|
06/16/2009
|
Application #:
|
11406455
|
Filing Dt:
|
04/18/2006
|
Publication #:
|
|
Pub Dt:
|
08/24/2006
| | | | |
Title:
|
SEMICONDUCTOR STRUCTURES AND MEMORY DEVICE CONSTRUCTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/11/2010
|
Application #:
|
11406594
|
Filing Dt:
|
04/19/2006
|
Publication #:
|
|
Pub Dt:
|
10/25/2007
| | | | |
Title:
|
NANOPARTICLE POSITIONING TECHNIQUE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/29/2009
|
Application #:
|
11406862
|
Filing Dt:
|
04/18/2006
|
Publication #:
|
|
Pub Dt:
|
08/17/2006
| | | | |
Title:
|
METHODS OF FORMING CAPACITOR STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/03/2010
|
Application #:
|
11406863
|
Filing Dt:
|
04/18/2006
|
Publication #:
|
|
Pub Dt:
|
09/07/2006
| | | | |
Title:
|
METHODS OF IMPLANTING DOPANT INTO CHANNEL REGIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/09/2010
|
Application #:
|
11406893
|
Filing Dt:
|
04/18/2006
|
Publication #:
|
|
Pub Dt:
|
09/07/2006
| | | | |
Title:
|
METHODS OF FORMING THRESHOLD VOLTAGE IMPLANT REGIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/20/2009
|
Application #:
|
11407227
|
Filing Dt:
|
04/19/2006
|
Publication #:
|
|
Pub Dt:
|
10/25/2007
| | | | |
Title:
|
READ OPERATION FOR NAND MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
01/19/2010
|
Application #:
|
11407429
|
Filing Dt:
|
04/20/2006
|
Publication #:
|
|
Pub Dt:
|
09/28/2006
| | | | |
Title:
|
INTEGRATED CIRCUIT FABRICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
08/12/2008
|
Application #:
|
11407435
|
Filing Dt:
|
04/20/2006
|
Publication #:
|
|
Pub Dt:
|
08/24/2006
| | | | |
Title:
|
MICROFEATURE DEVICES AND METHODS FOR MANUFACTURING MICROFEATURE DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/14/2009
|
Application #:
|
11407560
|
Filing Dt:
|
04/19/2006
|
Publication #:
|
|
Pub Dt:
|
08/24/2006
| | | | |
Title:
|
MICROFEATURE SYSTEMS INCLUDING ADHERED MICROFEATURE WORKPIECES AND SUPPORT MEMBERS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/02/2014
|
Application #:
|
11408112
|
Filing Dt:
|
04/20/2006
|
Publication #:
|
|
Pub Dt:
|
12/14/2006
| | | | |
Title:
|
CMOS FABRICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
12/20/2011
|
Application #:
|
11408874
|
Filing Dt:
|
04/19/2006
|
Publication #:
|
|
Pub Dt:
|
09/07/2006
| | | | |
Title:
|
MEMORY DEVICES, TRANSISTORS, AND MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/10/2008
|
Application #:
|
11409060
|
Filing Dt:
|
04/24/2006
|
Publication #:
|
|
Pub Dt:
|
11/16/2006
| | | | |
Title:
|
SYSTEMS AND METHODS FOR TESTING MICROFEATURE DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/02/2010
|
Application #:
|
11409350
|
Filing Dt:
|
04/21/2006
|
Publication #:
|
|
Pub Dt:
|
09/07/2006
| | | | |
Title:
|
APPARATUS FOR USE IN SEMICONDUCTOR WAFER PROCESSING FOR LATERALLY DISPLACING INDIVIDUAL SEMICONDUCTOR DEVICES AWAY FROM ONE ANOTHER
|
|
|
Patent #:
|
|
Issue Dt:
|
02/09/2010
|
Application #:
|
11409638
|
Filing Dt:
|
04/24/2006
|
Publication #:
|
|
Pub Dt:
|
10/25/2007
| | | | |
Title:
|
SEMICONDUCTOR COMPONENTS HAVING ENCAPSULATED THROUGH WIRE INTERCONNECTS (TWI)
|
|
|
Patent #:
|
|
Issue Dt:
|
12/02/2008
|
Application #:
|
11409729
|
Filing Dt:
|
04/24/2006
|
Publication #:
|
|
Pub Dt:
|
10/26/2006
| | | | |
Title:
|
OUTPUT DATA COMPRESSION SCHEME USING TRI-STATE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/08/2009
|
Application #:
|
11410100
|
Filing Dt:
|
04/25/2006
|
Publication #:
|
|
Pub Dt:
|
08/31/2006
| | | | |
Title:
|
METHOD OF CONTROLLING IMAGE QUALITY OF AN INTEGRATED CMOS IMAGER AND MICROCONTROLLER
|
|
|
Patent #:
|
|
Issue Dt:
|
10/09/2007
|
Application #:
|
11410213
|
Filing Dt:
|
04/25/2006
|
Publication #:
|
|
Pub Dt:
|
08/24/2006
| | | | |
Title:
|
APPARATUS AND METHOD FOR CONDITIONING POLISHING SURFACE, AND POLISHING APPARATUS AND METHOD OF OPERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
08/23/2011
|
Application #:
|
11410588
|
Filing Dt:
|
04/24/2006
|
Publication #:
|
|
Pub Dt:
|
11/08/2007
| | | | |
Title:
|
MASKING TECHNIQUES AND TEMPLATES FOR DENSE SEMICONDUCTOR FABRICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
11/07/2006
|
Application #:
|
11410591
|
Filing Dt:
|
04/25/2006
|
Publication #:
|
|
Pub Dt:
|
09/07/2006
| | | | |
Title:
|
METHOD TO REALIZE FAST SILICON-ON-INSULATOR (SOI) OPTICAL DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/26/2010
|
Application #:
|
11411010
|
Filing Dt:
|
04/25/2006
|
Publication #:
|
|
Pub Dt:
|
11/16/2006
| | | | |
Title:
|
DATA STORING METHOD FOR A NON-VOLATILE MEMORY CELL ARRAY HAVING AN ERROR CORRECTION CODE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/07/2006
|
Application #:
|
11411059
|
Filing Dt:
|
04/25/2006
|
Publication #:
|
|
Pub Dt:
|
09/07/2006
| | | | |
Title:
|
METHOD TO REALIZE FAST SILICON-ON-INSULATOR (SOI) OPTICAL DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/07/2010
|
Application #:
|
11411265
|
Filing Dt:
|
04/26/2006
|
Publication #:
|
|
Pub Dt:
|
08/31/2006
| | | | |
Title:
|
IMAGE SENSOR PACKAGES AND FRAME STRUCTURE THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
09/11/2007
|
Application #:
|
11411286
|
Filing Dt:
|
04/25/2006
|
Publication #:
|
|
Pub Dt:
|
08/24/2006
| | | | |
Title:
|
LOW SUPPLY VOLTAGE BIAS CIRCUIT, SEMICONDUCTOR DEVICE, WAFER AND SYSTEM INCLUDING SAME, AND METHOD OF GENERATING A BIAS REFERENCE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/05/2009
|
Application #:
|
11411287
|
Filing Dt:
|
04/25/2006
|
Publication #:
|
|
Pub Dt:
|
08/31/2006
| | | | |
Title:
|
METHODS FOR ASSEMBLING SEMICONDUCTOR DEVICES AND INTERPOSERS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/25/2011
|
Application #:
|
11411311
|
Filing Dt:
|
04/26/2006
|
Publication #:
|
|
Pub Dt:
|
11/01/2007
| | | | |
Title:
|
SELF-ALIGNED BIOPOLAR JUNCTION TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/07/2008
|
Application #:
|
11411376
|
Filing Dt:
|
04/26/2006
|
Publication #:
|
|
Pub Dt:
|
11/01/2007
| | | | |
Title:
|
MULTIPLE SELECT GATES WITH NON-VOLATILE MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/10/2009
|
Application #:
|
11411401
|
Filing Dt:
|
04/25/2006
|
Publication #:
|
|
Pub Dt:
|
10/25/2007
| | | | |
Title:
|
PROCESS FOR IMPROVING CRITICAL DIMENSION UNIFORMITY OF INTEGRATED CIRCUIT ARRAYS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/02/2008
|
Application #:
|
11411490
|
Filing Dt:
|
04/25/2006
|
Publication #:
|
|
Pub Dt:
|
10/25/2007
| | | | |
Title:
|
METHODS OF FORMING SEMICONDUCTOR CONSTRUCTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/2008
|
Application #:
|
11411647
|
Filing Dt:
|
04/26/2006
|
Publication #:
|
|
Pub Dt:
|
08/24/2006
| | | | |
Title:
|
VOLTAGE-LEVEL CONVERTER
|
|
|
Patent #:
|
|
Issue Dt:
|
12/07/2010
|
Application #:
|
11411982
|
Filing Dt:
|
04/26/2006
|
Publication #:
|
|
Pub Dt:
|
12/14/2006
| | | | |
Title:
|
VERTICAL MOSFET TRANSISTOR, IN PARTICULAR OPERATING AS A SELECTOR IN NONVOLATILE MEMORY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/05/2008
|
Application #:
|
11412217
|
Filing Dt:
|
04/26/2006
|
Publication #:
|
|
Pub Dt:
|
09/14/2006
| | | | |
Title:
|
NAND STRING WORDLINE DELAY REDUCTION
|
|
|
Patent #:
|
|
Issue Dt:
|
02/17/2009
|
Application #:
|
11412524
|
Filing Dt:
|
04/27/2006
|
Publication #:
|
|
Pub Dt:
|
08/24/2006
| | | | |
Title:
|
METHOD OF FORMING A CONDUCTIVE LINE AND A METHOD OF FORMING A CONDUCTIVE CONTACT ADJACENT TO AND INSULATED FROM A CONDUCTIVE LINE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/15/2008
|
Application #:
|
11412582
|
Filing Dt:
|
04/27/2006
|
Publication #:
|
|
Pub Dt:
|
08/31/2006
| | | | |
Title:
|
SYSTEM AND METHOD FOR REDUCING SHORTING IN MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/20/2010
|
Application #:
|
11412633
|
Filing Dt:
|
04/26/2006
|
Publication #:
|
|
Pub Dt:
|
07/05/2007
| | | | |
Title:
|
METHODS FOR PACKAGING MICROELECTRONIC DEVICES AND MICROELECTRONIC DEVICES FORMED USING SUCH METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/20/2010
|
Application #:
|
11413256
|
Filing Dt:
|
04/28/2006
|
Publication #:
|
|
Pub Dt:
|
09/07/2006
| | | | |
Title:
|
METHOD FOR FORMING A MICROELECTRONIC STRUCTURE HAVING A CONDUCTIVE MATERIAL AND A FILL MATERIAL WITH A HARDNESS OF 0.04 GPA OR HIGHER WITHIN AN APERTURE.
|
|
|
Patent #:
|
|
Issue Dt:
|
09/17/2013
|
Application #:
|
11413289
|
Filing Dt:
|
04/28/2006
|
Publication #:
|
|
Pub Dt:
|
08/24/2006
| | | | |
Title:
|
Systems and methods for forming apertures in microfeature workpieces
|
|
|
Patent #:
|
|
Issue Dt:
|
02/10/2009
|
Application #:
|
11413415
|
Filing Dt:
|
04/27/2006
|
Publication #:
|
|
Pub Dt:
|
08/31/2006
| | | | |
Title:
|
SEMICONDUCTOR WAFER ASSEMBLIES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/06/2008
|
Application #:
|
11413431
|
Filing Dt:
|
04/28/2006
|
Publication #:
|
|
Pub Dt:
|
09/28/2006
| | | | |
Title:
|
METHODS OF FORMING MATERIALS
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11413439
|
Filing Dt:
|
04/28/2006
|
Publication #:
|
|
Pub Dt:
|
11/01/2007
| | | | |
Title:
|
Stacked die packages
|
|
|
Patent #:
|
|
Issue Dt:
|
04/03/2007
|
Application #:
|
11413682
|
Filing Dt:
|
04/27/2006
|
Publication #:
|
|
Pub Dt:
|
08/31/2006
| | | | |
Title:
|
MICROFEATURE DEVICES AND METHODS FOR MANUFACTURING MICROFEATURE DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/25/2007
|
Application #:
|
11413790
|
Filing Dt:
|
04/28/2006
|
Publication #:
|
|
Pub Dt:
|
08/31/2006
| | | | |
Title:
|
METHOD AND APPARATUS FOR DIGITAL PHASE GENERATION AT HIGH FREQUENCIES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/10/2009
|
Application #:
|
11413921
|
Filing Dt:
|
04/27/2006
|
Publication #:
|
|
Pub Dt:
|
08/31/2006
| | | | |
Title:
|
APPARATUS FOR SPIN COATING SEMICONDUCTOR SUBSTRATES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/24/2008
|
Application #:
|
11414348
|
Filing Dt:
|
05/01/2006
|
Publication #:
|
|
Pub Dt:
|
09/07/2006
| | | | |
Title:
|
FABRICATION OF SEMICONDUCTOR DEVICES USING ANTI-REFLECTIVE COATINGS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/02/2010
|
Application #:
|
11414864
|
Filing Dt:
|
05/01/2006
|
Publication #:
|
|
Pub Dt:
|
08/09/2007
| | | | |
Title:
|
MICROELECTRONIC DEVICES, STACKED MICROELECTRONIC DEVICES, AND METHODS FOR MANUFACTURING SUCH DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/24/2009
|
Application #:
|
11414966
|
Filing Dt:
|
05/01/2006
|
Publication #:
|
|
Pub Dt:
|
11/01/2007
| | | | |
Title:
|
MEMORY VOLTAGE CYCLE ADJUSTMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
01/29/2008
|
Application #:
|
11414982
|
Filing Dt:
|
05/01/2006
|
Publication #:
|
|
Pub Dt:
|
12/21/2006
| | | | |
Title:
|
SELECTIVE SLOW PROGRAMMING CONVERGENCE IN A FLASH MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/04/2014
|
Application #:
|
11414999
|
Filing Dt:
|
05/01/2006
|
Publication #:
|
|
Pub Dt:
|
08/31/2006
| | | | |
Title:
|
Systems and methods for forming apertures in microfeature workpieces
|
|
|
Patent #:
|
|
Issue Dt:
|
06/05/2007
|
Application #:
|
11415446
|
Filing Dt:
|
05/01/2006
|
Publication #:
|
|
Pub Dt:
|
09/28/2006
| | | | |
Title:
|
METHOD FOR ERASING AN NROM CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
07/03/2007
|
Application #:
|
11415490
|
Filing Dt:
|
05/01/2006
|
Publication #:
|
|
Pub Dt:
|
10/12/2006
| | | | |
Title:
|
RANDOM ACCESS INTERFACE IN A SERIAL MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/09/2007
|
Application #:
|
11415601
|
Filing Dt:
|
05/01/2006
|
Publication #:
|
|
Pub Dt:
|
08/31/2006
| | | | |
Title:
|
MAGNETIC ANNEALING SEQUENCES FOR PATTERNED MRAM SYNTHETIC ANTIFERROMAGNETIC PINNED LAYERS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/10/2008
|
Application #:
|
11415726
|
Filing Dt:
|
05/02/2006
|
Publication #:
|
|
Pub Dt:
|
09/07/2006
| | | | |
Title:
|
APPARATUS FOR MEMORY DEVICE WORDLINE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/19/2008
|
Application #:
|
11415879
|
Filing Dt:
|
05/01/2006
|
Publication #:
|
|
Pub Dt:
|
11/01/2007
| | | | |
Title:
|
SEMICONDUCTOR MEMORY DEVICE WITH INFORMATION LOSS SELF-DETECT CAPABILITY
|
|
|
Patent #:
|
|
Issue Dt:
|
12/22/2009
|
Application #:
|
11415980
|
Filing Dt:
|
05/02/2006
|
Publication #:
|
|
Pub Dt:
|
11/23/2006
| | | | |
Title:
|
OUTPUT BUFFER STRENGTH TRIMMING
|
|
|
Patent #:
|
|
Issue Dt:
|
07/03/2007
|
Application #:
|
11416338
|
Filing Dt:
|
05/02/2006
|
Publication #:
|
|
Pub Dt:
|
02/08/2007
| | | | |
Title:
|
NITROGEN AND PHOSPHORUS DOPED AMORPHOUS SILICON AS RESISTOR FOR FIELD EMISSION DISPLAY DEVICE BASEPLATE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/18/2008
|
Application #:
|
11416582
|
Filing Dt:
|
05/03/2006
|
Publication #:
|
|
Pub Dt:
|
08/31/2006
| | | | |
Title:
|
POSITION BASED ERASE VERIFICATION LEVELS IN A FLASH MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/03/2007
|
Application #:
|
11416583
|
Filing Dt:
|
05/03/2006
|
Publication #:
|
|
Pub Dt:
|
09/07/2006
| | | | |
Title:
|
MEMORY DECODER AND DATA BUS FOR BURST PAGE READ
|
|
|
Patent #:
|
|
Issue Dt:
|
05/18/2010
|
Application #:
|
11416584
|
Filing Dt:
|
05/03/2006
|
Publication #:
|
|
Pub Dt:
|
09/07/2006
| | | | |
Title:
|
APPARATUS AND METHOD FOR TRENCH TRANSISTOR MEMORY HAVING DIFFERENT GATE DIELECTRIC THICKNESS
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11416595
|
Filing Dt:
|
05/03/2006
|
Publication #:
|
|
Pub Dt:
|
09/21/2006
| | | | |
Title:
|
Use of selective epitaxial silicon growth in formation of floating gates
|
|
|
Patent #:
|
|
Issue Dt:
|
01/29/2008
|
Application #:
|
11416672
|
Filing Dt:
|
05/03/2006
|
Publication #:
|
|
Pub Dt:
|
01/04/2007
| | | | |
Title:
|
LOW POWER MULTIPLE BIT SENSE AMPLIFIER
|
|
|
Patent #:
|
|
Issue Dt:
|
06/05/2007
|
Application #:
|
11416679
|
Filing Dt:
|
05/03/2006
|
Publication #:
|
|
Pub Dt:
|
09/07/2006
| | | | |
Title:
|
NOISE SUPPRESSION IN MEMORY DEVICE SENSING
|
|
|
Patent #:
|
|
Issue Dt:
|
06/22/2010
|
Application #:
|
11416740
|
Filing Dt:
|
05/03/2006
|
Publication #:
|
|
Pub Dt:
|
09/14/2006
| | | | |
Title:
|
STACKED MICROFEATURE DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/17/2009
|
Application #:
|
11416803
|
Filing Dt:
|
05/03/2006
|
Publication #:
|
|
Pub Dt:
|
09/14/2006
| | | | |
Title:
|
ASSEMBLIES AND MULTI-CHIP MODULES INCLUDING STACKED SEMICONDUCTOR DICE HAVING CENTRALLY LOCATED, WIRE BONDED BOND PADS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/06/2008
|
Application #:
|
11416819
|
Filing Dt:
|
05/03/2006
|
Publication #:
|
|
Pub Dt:
|
09/07/2006
| | | | |
Title:
|
METHODS, CIRCUITS, AND APPLICATIONS USING A RESISTOR AND A SCHOTTKY DIODE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/12/2008
|
Application #:
|
11416824
|
Filing Dt:
|
05/03/2006
|
Publication #:
|
|
Pub Dt:
|
09/07/2006
| | | | |
Title:
|
MICROELECTRONIC DEVICES AND METHODS FOR FORMING INTERCONNECTS IN MICROELECTRONIC DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/15/2008
|
Application #:
|
11417044
|
Filing Dt:
|
05/04/2006
|
Publication #:
|
|
Pub Dt:
|
11/30/2006
| | | | |
Title:
|
SEMICONDUCTOR DEVICE MANUFACTURING METHOD INCLUDING FORMING A METAL SILICIDE LAYER ON AN INDIUM-CONTAINING LAYER
|
|