|
|
Patent #:
|
|
Issue Dt:
|
10/06/2009
|
Application #:
|
10730449
|
Filing Dt:
|
12/08/2003
|
Publication #:
|
|
Pub Dt:
|
06/09/2005
| | | | |
Title:
|
METHOD AND APPARATUS FOR DYNAMICALLY INSERTING GAIN IN AN ADAPTIVE FILTER SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
06/06/2006
|
Application #:
|
10731831
|
Filing Dt:
|
12/09/2003
|
Publication #:
|
|
Pub Dt:
|
06/09/2005
| | | | |
Title:
|
LAND GRID ARRAY PACKAGED DEVICE AND METHOD OF FORMING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
11/11/2008
|
Application #:
|
10731850
|
Filing Dt:
|
12/09/2003
|
Publication #:
|
|
Pub Dt:
|
06/09/2005
| | | | |
Title:
|
METHOD AND APPARATUS TO IMPLEMENT DC OFFSET CORRECTION IN A SIGMA DELTA CONVERTER
|
|
|
Patent #:
|
|
Issue Dt:
|
04/17/2007
|
Application #:
|
10736395
|
Filing Dt:
|
12/15/2003
|
Publication #:
|
|
Pub Dt:
|
06/16/2005
| | | | |
Title:
|
METHOD FOR REDUCING CORROSION OF METAL SURFACES DURING SEMICONDUCTOR PROCESSING
|
|
|
Patent #:
|
|
Issue Dt:
|
05/23/2006
|
Application #:
|
10737058
|
Filing Dt:
|
12/16/2003
|
Publication #:
|
|
Pub Dt:
|
06/16/2005
| | | | |
Title:
|
LOW-POWER COMPILER-PROGRAMMABLE MEMORY WITH FAST ACCESS TIMING
|
|
|
Patent #:
|
|
Issue Dt:
|
05/02/2006
|
Application #:
|
10737115
|
Filing Dt:
|
12/16/2003
|
Publication #:
|
|
Pub Dt:
|
06/16/2005
| | | | |
Title:
|
METHOD FOR ELIMINATION OF EXCESSIVE FIELD OXIDE RECESS FOR THIN SI SOI
|
|
|
Patent #:
|
|
Issue Dt:
|
01/25/2005
|
Application #:
|
10737116
|
Filing Dt:
|
12/16/2003
|
Publication #:
|
|
Pub Dt:
|
07/01/2004
| | | | |
Title:
|
INTEGRATED CIRCUIT DEVICE AND METHOD THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
09/13/2005
|
Application #:
|
10738815
|
Filing Dt:
|
12/17/2003
|
Publication #:
|
|
Pub Dt:
|
06/23/2005
| | | | |
Title:
|
SLOTTED PLANAR POWER CONDUCTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
12/08/2009
|
Application #:
|
10739505
|
Filing Dt:
|
12/18/2003
|
Publication #:
|
|
Pub Dt:
|
06/23/2005
| | | | |
Title:
|
METHOD AND APPARATUS FOR DEMODULATING A RECEIVED SIGNAL WITHIN A CODED SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
03/21/2006
|
Application #:
|
10741055
|
Filing Dt:
|
12/19/2003
|
Publication #:
|
|
Pub Dt:
|
07/15/2004
| | | | |
Title:
|
CIRCUIT AND METHOD FOR SUPPLYING AN ELECTRICAL A.C. LOAD
|
|
|
Patent #:
|
|
Issue Dt:
|
05/18/2010
|
Application #:
|
10748735
|
Filing Dt:
|
12/30/2003
|
Publication #:
|
|
Pub Dt:
|
07/07/2005
| | | | |
Title:
|
SIGNAL GENERATION POWER MANAGEMENT CONTROL SYSTEM FOR PORTABLE COMMUNICATIONS DEVICE AND METHOD OF USING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
11/29/2005
|
Application #:
|
10766205
|
Filing Dt:
|
01/28/2004
|
Publication #:
|
|
Pub Dt:
|
07/28/2005
| | | | |
Title:
|
METHOD FOR ETCHING A QUARTZ LAYER IN A PHOTORESISTLESS SEMICONDUCTOR MASK
|
|
|
Patent #:
|
|
Issue Dt:
|
06/27/2006
|
Application #:
|
10768108
|
Filing Dt:
|
02/02/2004
|
Publication #:
|
|
Pub Dt:
|
08/05/2004
| | | | |
Title:
|
SEMICONDUCTOR STRUCTURE, SEMICONDUCTOR DEVICE, COMMUNICATING DEVICE, INTEGRATED CIRCUIT, AND PROCESS FOR FABRICATING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
10/07/2008
|
Application #:
|
10779004
|
Filing Dt:
|
02/13/2004
|
Publication #:
|
|
Pub Dt:
|
08/19/2004
| | | | |
Title:
|
NON-VOLATILE MEMORY DEVICE WITH IMPROVED DATA RETENTION AND METHOD THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
07/15/2008
|
Application #:
|
10791171
|
Filing Dt:
|
03/01/2004
|
Publication #:
|
|
Pub Dt:
|
09/01/2005
| | | | |
Title:
|
AUTONOMOUS MEMORY CHECKER FOR RUNTIME SECURITY ASSURANCE AND METHOD THEREFORE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/19/2008
|
Application #:
|
10792591
|
Filing Dt:
|
03/03/2004
|
Publication #:
|
|
Pub Dt:
|
09/08/2005
| | | | |
Title:
|
MULTIPLE BURST PROTOCOL DEVICE CONTROLLER
|
|
|
Patent #:
|
|
Issue Dt:
|
11/30/2010
|
Application #:
|
10795700
|
Filing Dt:
|
03/08/2004
|
Publication #:
|
|
Pub Dt:
|
09/08/2005
| | | | |
Title:
|
SELECTIVE TONE EVENT DETECTOR AND METHOD THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
10/24/2006
|
Application #:
|
10802018
|
Filing Dt:
|
03/16/2004
|
Publication #:
|
|
Pub Dt:
|
09/22/2005
| | | | |
Title:
|
SELF-CALIBRATING OSCILLATOR SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
11/28/2006
|
Application #:
|
10804450
|
Filing Dt:
|
03/19/2004
|
Publication #:
|
|
Pub Dt:
|
09/22/2005
| | | | |
Title:
|
DETECTING OVERCURRENTS IN A SWITCHING REGULATOR USING A VOLTAGE DEPENDENT REFERENCE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/16/2007
|
Application #:
|
10805119
|
Filing Dt:
|
03/19/2004
|
Publication #:
|
|
Pub Dt:
|
09/22/2005
| | | | |
Title:
|
ELECTROSTATIC DISCHARGE PROTECTION DEVICE AND METHOD THEREFORE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/06/2005
|
Application #:
|
10805954
|
Filing Dt:
|
03/22/2004
|
Publication #:
|
|
Pub Dt:
|
10/06/2005
| | | | |
Title:
|
LOAD BOARD WITH EMBEDDED RELAY TRACKER
|
|
|
Patent #:
|
|
Issue Dt:
|
04/11/2006
|
Application #:
|
10807624
|
Filing Dt:
|
03/24/2004
|
Publication #:
|
|
Pub Dt:
|
09/29/2005
| | | | |
Title:
|
TRANSISTOR WITH REDUCED GATE-TO-SOURCE CAPACITANCE AND METHOD THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
06/20/2006
|
Application #:
|
10808056
|
Filing Dt:
|
03/24/2004
|
Publication #:
|
|
Pub Dt:
|
09/29/2005
| | | | |
Title:
|
METHOD AND APPARATUS FOR DOHERTY AMPLIFIER BIASING
|
|
|
Patent #:
|
|
Issue Dt:
|
09/12/2006
|
Application #:
|
10811461
|
Filing Dt:
|
03/26/2004
|
Publication #:
|
|
Pub Dt:
|
09/29/2005
| | | | |
Title:
|
METHOD FOR FORMING A SEMICONDUCTOR DEVICE HAVING A NOTCHED CONTROL ELECTRODE AND STRUCTURE THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
02/27/2007
|
Application #:
|
10818861
|
Filing Dt:
|
04/06/2004
|
Publication #:
|
|
Pub Dt:
|
10/06/2005
| | | | |
Title:
|
STATE RETENTION WITHIN A DATA PROCESSING SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
01/18/2005
|
Application #:
|
10821749
|
Filing Dt:
|
04/09/2004
|
Publication #:
|
|
Pub Dt:
|
10/07/2004
| | | | |
Title:
|
METHOD OF MANUFACTURING A WIRE BOND-LESS ELECTRONIC COMPONENT FOR USE WITH AN EXTERNAL CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
05/09/2006
|
Application #:
|
10827220
|
Filing Dt:
|
04/19/2004
|
Publication #:
|
|
Pub Dt:
|
10/20/2005
| | | | |
Title:
|
MOTION SENSING FOR TIRE PRESSURE MONITORING
|
|
|
Patent #:
|
|
Issue Dt:
|
02/21/2006
|
Application #:
|
10836149
|
Filing Dt:
|
04/30/2004
|
Publication #:
|
|
Pub Dt:
|
11/03/2005
| | | | |
Title:
|
A METHOD OF MAKING A HIGH QUALITY THIN DIELECTRIC LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
10/24/2006
|
Application #:
|
10839385
|
Filing Dt:
|
05/05/2004
|
Publication #:
|
|
Pub Dt:
|
11/10/2005
| | | | |
Title:
|
METHOD OF SEMICONDUCTOR FABRICATION INCORPORATING DISPOSABLE SPACER INTO ELEVATED SOURCE/DRAIN PROCESSING
|
|
|
Patent #:
|
|
Issue Dt:
|
08/15/2006
|
Application #:
|
10843805
|
Filing Dt:
|
05/12/2004
|
Publication #:
|
|
Pub Dt:
|
11/17/2005
| | | | |
Title:
|
CIRCUIT FOR PERFORMING VOLTAGE REGULATION
|
|
|
Patent #:
|
|
Issue Dt:
|
05/24/2005
|
Application #:
|
10843850
|
Filing Dt:
|
05/12/2004
|
Title:
|
SEMICONDUCTOR PROCESS AND INTEGRATED CIRCUIT HAVING DUAL METAL OXIDE GATE DIELECTRIC WITH SINGLE METAL GATE ELECTRODE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/28/2006
|
Application #:
|
10845523
|
Filing Dt:
|
05/14/2004
|
Publication #:
|
|
Pub Dt:
|
02/03/2005
| | | | |
Title:
|
SEMICONDUCTOR DEVICE AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
11/21/2006
|
Application #:
|
10847775
|
Filing Dt:
|
05/18/2004
|
Publication #:
|
|
Pub Dt:
|
11/04/2004
| | | | |
Title:
|
PACKAGED IC USING INSULATED WIRE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/07/2006
|
Application #:
|
10853701
|
Filing Dt:
|
05/25/2004
|
Publication #:
|
|
Pub Dt:
|
12/15/2005
| | | | |
Title:
|
DECOUPLED COMPLEMENTARY MASK PATTERNING TRANSFER METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
08/08/2006
|
Application #:
|
10854298
|
Filing Dt:
|
05/26/2004
|
Publication #:
|
|
Pub Dt:
|
12/15/2005
| | | | |
Title:
|
AUTOMATIC HIDDEN REFRESH IN A DRAM AND METHOD THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
06/26/2007
|
Application #:
|
10854389
|
Filing Dt:
|
05/26/2004
|
Publication #:
|
|
Pub Dt:
|
12/15/2005
| | | | |
Title:
|
METHOD FOR FORMING A SEMICONDUCTOR DEVICE HAVING A SILICIDE LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
05/22/2007
|
Application #:
|
10854554
|
Filing Dt:
|
05/26/2004
|
Publication #:
|
|
Pub Dt:
|
12/15/2005
| | | | |
Title:
|
MEMORY WITH SERIAL INPUT/OUTPUT TERMINALS FOR ADDRESS AND DATA AND METHOD THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
06/06/2006
|
Application #:
|
10857040
|
Filing Dt:
|
05/28/2004
|
Publication #:
|
|
Pub Dt:
|
12/01/2005
| | | | |
Title:
|
TEMPERATURE COMPENSATED ON-CHIP BIAS CIRCUIT FOR LINEAR RF HBT POWER AMPLIFIERS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/18/2006
|
Application #:
|
10857545
|
Filing Dt:
|
05/28/2004
|
Publication #:
|
|
Pub Dt:
|
12/01/2005
| | | | |
Title:
|
MEMORY WITH RECESSED DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/11/2008
|
Application #:
|
10861467
|
Filing Dt:
|
06/07/2004
|
Publication #:
|
|
Pub Dt:
|
11/04/2004
| | | | |
Title:
|
METHOD AND APPARATUS UTILIZING MONOCRYSTALLINE INSULATOR
|
|
|
Patent #:
|
|
Issue Dt:
|
11/07/2006
|
Application #:
|
10865268
|
Filing Dt:
|
06/10/2004
|
Publication #:
|
|
Pub Dt:
|
12/15/2005
| | | | |
Title:
|
METHOD FOR TREATING A SEMICONDUCTOR SURFACE TO FORM A METAL-CONTAINING LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
03/25/2008
|
Application #:
|
10865274
|
Filing Dt:
|
06/10/2004
|
Publication #:
|
|
Pub Dt:
|
12/29/2005
| | | | |
Title:
|
MEMORY DEVICE WITH A DATA HOLD LATCH
|
|
|
Patent #:
|
|
Issue Dt:
|
01/17/2006
|
Application #:
|
10865452
|
Filing Dt:
|
06/10/2004
|
Publication #:
|
|
Pub Dt:
|
12/15/2005
| | | | |
Title:
|
METHOD TO REDUCE IMPURITY ELEMENTS DURING SEMICONDUCTOR FILM DEPOSITION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/16/2007
|
Application #:
|
10872057
|
Filing Dt:
|
06/18/2004
|
Publication #:
|
|
Pub Dt:
|
12/22/2005
| | | | |
Title:
|
REFLECTIVE MASK USEFUL FOR TRANSFERRING A PATTERN USING EXTREME ULTRA VIOLET (EUV) RADIATION AND METHOD OF MAKING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
08/21/2007
|
Application #:
|
10872066
|
Filing Dt:
|
06/18/2004
|
Publication #:
|
|
Pub Dt:
|
12/30/2004
| | | | |
Title:
|
ARRANGEMENT AND METHOD FOR DIGITAL DELAY LINE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/07/2009
|
Application #:
|
10878839
|
Filing Dt:
|
06/28/2004
|
Publication #:
|
|
Pub Dt:
|
12/29/2005
| | | | |
Title:
|
METHOD FOR MAKING A SEMICONDUCTOR DEVICE WITH REDUCED SPACING
|
|
|
Patent #:
|
|
Issue Dt:
|
03/01/2005
|
Application #:
|
10878956
|
Filing Dt:
|
06/28/2004
|
Publication #:
|
|
Pub Dt:
|
11/25/2004
| | | | |
Title:
|
VARIABLE REFRESH CONTROL FOR A MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
07/11/2006
|
Application #:
|
10879242
|
Filing Dt:
|
06/29/2004
|
Publication #:
|
|
Pub Dt:
|
12/29/2005
| | | | |
Title:
|
LEAD SOLDER INDICATOR AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
07/05/2005
|
Application #:
|
10879440
|
Filing Dt:
|
06/29/2004
|
Publication #:
|
|
Pub Dt:
|
12/09/2004
| | | | |
Title:
|
ARTICLE COMPRISING AN OXIDE LAYER ON A GAAS-BASED SEMICONDUCTOR STRUCTURE AND METHOD OF FORMING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
06/15/2010
|
Application #:
|
10879991
|
Filing Dt:
|
06/29/2004
|
Publication #:
|
|
Pub Dt:
|
12/02/2004
| | | | |
Title:
|
METHOD AND APPARATUS FOR SELECTIVELY OPTIMIZING INTERPRETED LANGUAGE CODE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/08/2008
|
Application #:
|
10881678
|
Filing Dt:
|
06/30/2004
|
Publication #:
|
|
Pub Dt:
|
01/05/2006
| | | | |
Title:
|
SCHOTTKY DEVICE AND METHOD OF FORMING
|
|
|
Patent #:
|
|
Issue Dt:
|
04/10/2007
|
Application #:
|
10882482
|
Filing Dt:
|
06/30/2004
|
Publication #:
|
|
Pub Dt:
|
01/05/2006
| | | | |
Title:
|
METHOD OF PASSIVATING OXIDE/COMPOUND SEMICONDUCTOR INTERFACE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/28/2006
|
Application #:
|
10883180
|
Filing Dt:
|
06/30/2004
|
Publication #:
|
|
Pub Dt:
|
01/05/2006
| | | | |
Title:
|
SEMICONDUCTOR STRUCTURES AND METHODS OF FABRICATING SEMICONDUCTOR STRUCTURES COMPRISING HAFNIUM OXIDE MODIFIED WITH LANTHANUM, A LANTHANIDE-SERIES METAL, OR A COMBINATION THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
02/08/2005
|
Application #:
|
10883181
|
Filing Dt:
|
06/30/2004
|
Title:
|
METHODS OF FABRICATING SEMICONDUCTOR STRUCTURES COMPRISING EPITAXIAL HF3SI2 LAYERS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/27/2009
|
Application #:
|
10886340
|
Filing Dt:
|
07/07/2004
|
Publication #:
|
|
Pub Dt:
|
01/12/2006
| | | | |
Title:
|
MEMORY HAVING VARIABLE REFRESH CONTROL AND METHOD THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
04/03/2007
|
Application #:
|
10889159
|
Filing Dt:
|
07/12/2004
|
Publication #:
|
|
Pub Dt:
|
01/12/2006
| | | | |
Title:
|
MEMORY ROW/COLUMN REPLACEMENT IN AN INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
09/05/2006
|
Application #:
|
10891648
|
Filing Dt:
|
07/15/2004
|
Publication #:
|
|
Pub Dt:
|
01/19/2006
| | | | |
Title:
|
METHOD OF ASSEMBLING A SEMICONDUCTOR COMPONENT AND APPARATUS THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
10/28/2008
|
Application #:
|
10891649
|
Filing Dt:
|
07/15/2004
|
Publication #:
|
|
Pub Dt:
|
02/23/2006
| | | | |
Title:
|
MEMORY WITH FAULT TOLERANT REFERENCE CIRCUITRY
|
|
|
Patent #:
|
|
Issue Dt:
|
01/31/2006
|
Application #:
|
10892693
|
Filing Dt:
|
07/16/2004
|
Publication #:
|
|
Pub Dt:
|
04/14/2005
| | | | |
Title:
|
DEVICE INCLUDING AN AMORPHOUS CARBON LAYER FOR IMPROVED ADHESION OF ORGANIC LAYERS AND METHOD OF FABRICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
11/28/2006
|
Application #:
|
10893034
|
Filing Dt:
|
07/16/2004
|
Publication #:
|
|
Pub Dt:
|
01/19/2006
| | | | |
Title:
|
AUTOMATIC GAIN CONTROL FOR AN ADAPTIVE FINITE IMPULSE RESPONSE AND METHOD THEREFORE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/05/2006
|
Application #:
|
10902218
|
Filing Dt:
|
07/29/2004
|
Publication #:
|
|
Pub Dt:
|
02/02/2006
| | | | |
Title:
|
METHOD OF FORMING A SEMICONDUCTOR DEVICE AND STRUCTURE THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
01/22/2008
|
Application #:
|
10903841
|
Filing Dt:
|
07/30/2004
|
Publication #:
|
|
Pub Dt:
|
02/02/2006
| | | | |
Title:
|
INTERFACIAL LAYER FOR USE WITH HIGH K DIELECTRIC MATERIALS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/30/2007
|
Application #:
|
10910036
|
Filing Dt:
|
08/03/2004
|
Publication #:
|
|
Pub Dt:
|
01/20/2005
| | | | |
Title:
|
METHOD FOR FORMING A BOND PAD INTERFACE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/12/2006
|
Application #:
|
10911624
|
Filing Dt:
|
08/05/2004
|
Publication #:
|
|
Pub Dt:
|
03/17/2005
| | | | |
Title:
|
HETEROJUNCTION TUNNELING DIODES AND PROCESS FOR FABRICATING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
05/09/2006
|
Application #:
|
10912824
|
Filing Dt:
|
08/06/2004
|
Publication #:
|
|
Pub Dt:
|
02/09/2006
| | | | |
Title:
|
MEMORY BIT LINE SEGMENT ISOLATION
|
|
|
Patent #:
|
|
Issue Dt:
|
01/09/2007
|
Application #:
|
10912825
|
Filing Dt:
|
08/06/2004
|
Publication #:
|
|
Pub Dt:
|
02/09/2006
| | | | |
Title:
|
METHOD OF DISCHARGING A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/23/2007
|
Application #:
|
10924650
|
Filing Dt:
|
08/24/2004
|
Publication #:
|
|
Pub Dt:
|
03/02/2006
| | | | |
Title:
|
METHOD AND APPARATUS FOR PERFORMANCE ENHANCEMENT IN AN ASYMMETRICAL SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/30/2007
|
Application #:
|
10925108
|
Filing Dt:
|
08/24/2004
|
Publication #:
|
|
Pub Dt:
|
03/02/2006
| | | | |
Title:
|
METHOD AND APPARATUS FOR MOBILITY ENHANCEMENT IN A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/12/2007
|
Application #:
|
10925855
|
Filing Dt:
|
08/25/2004
|
Publication #:
|
|
Pub Dt:
|
03/02/2006
| | | | |
Title:
|
RECESSED SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/22/2006
|
Application #:
|
10926121
|
Filing Dt:
|
08/25/2004
|
Publication #:
|
|
Pub Dt:
|
03/02/2006
| | | | |
Title:
|
VARIABLE IMPEDANCE OUTPUT BUFFER
|
|
|
Patent #:
|
|
Issue Dt:
|
11/14/2006
|
Application #:
|
10927921
|
Filing Dt:
|
08/27/2004
|
Publication #:
|
|
Pub Dt:
|
03/02/2006
| | | | |
Title:
|
APPLICATIONS OF A HIGH IMPEDANCE SURFACE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/14/2006
|
Application #:
|
10927944
|
Filing Dt:
|
08/27/2004
|
Publication #:
|
|
Pub Dt:
|
03/02/2006
| | | | |
Title:
|
FREQUENCY SELECTIVE HIGH IMPEDANCE SURFACE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/12/2006
|
Application #:
|
10930891
|
Filing Dt:
|
08/31/2004
|
Publication #:
|
|
Pub Dt:
|
03/02/2006
| | | | |
Title:
|
PROGRAMMING AND ERASING STRUCTURE FOR AN NVM CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
10/02/2012
|
Application #:
|
10933191
|
Filing Dt:
|
09/02/2004
|
Publication #:
|
|
Pub Dt:
|
03/02/2006
| | | | |
Title:
|
METHOD AND APPARATUS FOR MODIFYING AN INFORMATION UNIT USING AN ATOMIC OPERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
12/05/2006
|
Application #:
|
10940058
|
Filing Dt:
|
09/14/2004
|
Publication #:
|
|
Pub Dt:
|
03/16/2006
| | | | |
Title:
|
OPEN LOOP MOTOR PARKING METHOD AND SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
11/11/2014
|
Application #:
|
10940121
|
Filing Dt:
|
09/14/2004
|
Publication #:
|
|
Pub Dt:
|
03/16/2006
| | | | |
Title:
|
System and method for fetching information in response to hazard indication information
|
|
|
Patent #:
|
|
Issue Dt:
|
04/24/2007
|
Application #:
|
10943383
|
Filing Dt:
|
09/17/2004
|
Publication #:
|
|
Pub Dt:
|
03/23/2006
| | | | |
Title:
|
METHOD OF FORMING A SEMICONDUCTOR DEVICE HAVING A METAL LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
05/02/2006
|
Application #:
|
10943579
|
Filing Dt:
|
09/17/2004
|
Publication #:
|
|
Pub Dt:
|
03/23/2006
| | | | |
Title:
|
MRAM SENSE AMPLIFIER HAVING A PRECHARGE CIRCUIT AND METHOD FOR SENSING
|
|
|
Patent #:
|
|
Issue Dt:
|
08/22/2006
|
Application #:
|
10944239
|
Filing Dt:
|
09/17/2004
|
Publication #:
|
|
Pub Dt:
|
03/23/2006
| | | | |
Title:
|
PROGRAMMING AND ERASING STRUCTURE FOR A FLOATING GATE MEMORY CELL AND METHOD OF MAKING
|
|
|
Patent #:
|
|
Issue Dt:
|
02/27/2007
|
Application #:
|
10944244
|
Filing Dt:
|
09/17/2004
|
Publication #:
|
|
Pub Dt:
|
03/23/2006
| | | | |
Title:
|
PROGRAMMING AND ERASING STRUCTURE FOR A FLOATING GATE MEMORY CELL AND METHOD OF MAKING
|
|
|
Patent #:
|
|
Issue Dt:
|
06/26/2007
|
Application #:
|
10944306
|
Filing Dt:
|
09/17/2004
|
Publication #:
|
|
Pub Dt:
|
03/23/2006
| | | | |
Title:
|
SEMICONDUCTOR DEVICE HAVING A GATE WITH A THIN CONDUCTIVE LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
10/09/2007
|
Application #:
|
10945319
|
Filing Dt:
|
09/20/2004
|
Publication #:
|
|
Pub Dt:
|
03/23/2006
| | | | |
Title:
|
DEPOSITION AND PATTERNING OF BORON NITRIDE NANOTUBE ILD
|
|
|
Patent #:
|
|
Issue Dt:
|
07/04/2006
|
Application #:
|
10946938
|
Filing Dt:
|
09/22/2004
|
Publication #:
|
|
Pub Dt:
|
03/23/2006
| | | | |
Title:
|
METHOD OF FORMING A SEMICONDUCTOR DEVICE HAVING A DIELECTRIC LAYER WITH HIGH DIELECTRIC CONSTANT
|
|
|
Patent #:
|
|
Issue Dt:
|
03/06/2007
|
Application #:
|
10946951
|
Filing Dt:
|
09/22/2004
|
Publication #:
|
|
Pub Dt:
|
03/23/2006
| | | | |
Title:
|
METHOD AND APPARATUS FOR PROTECTING AN INTEGRATED CIRCUIT FROM ERRONEOUS OPERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
11/29/2005
|
Application #:
|
10950855
|
Filing Dt:
|
09/27/2004
|
Publication #:
|
|
Pub Dt:
|
02/24/2005
| | | | |
Title:
|
NON-VOLATILE MEMORY HAVING A REFERENCE TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
06/27/2006
|
Application #:
|
10952676
|
Filing Dt:
|
09/29/2004
|
Publication #:
|
|
Pub Dt:
|
03/30/2006
| | | | |
Title:
|
DOUBLE GATE DEVICE HAVING A HETEROJUNCTION SOURCE/DRAIN AND STRAINED CHANNEL
|
|
|
Patent #:
|
|
Issue Dt:
|
07/11/2006
|
Application #:
|
10954400
|
Filing Dt:
|
09/30/2004
|
Publication #:
|
|
Pub Dt:
|
04/06/2006
| | | | |
Title:
|
PLASMA ENHANCED NITRIDE LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
06/05/2007
|
Application #:
|
10955219
|
Filing Dt:
|
09/30/2004
|
Publication #:
|
|
Pub Dt:
|
03/30/2006
| | | | |
Title:
|
DEVICE AND A METHOD FOR BIASING A TRANSISTOR THAT IS CONNECTED TO A POWER CONVERTER
|
|
|
Patent #:
|
|
Issue Dt:
|
10/07/2008
|
Application #:
|
10955220
|
Filing Dt:
|
09/30/2004
|
Publication #:
|
|
Pub Dt:
|
03/30/2006
| | | | |
Title:
|
APPARATUS AND METHOD FOR PROVIDING INFORMATION TO A CACHE MODULE USING FETCH BURSTS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/22/2008
|
Application #:
|
10955356
|
Filing Dt:
|
09/30/2004
|
Publication #:
|
|
Pub Dt:
|
04/20/2006
| | | | |
Title:
|
INTEGRATED CIRCUIT FUSES HAVING CORRESPONDING STORAGE CIRCUITRY
|
|
|
Patent #:
|
|
Issue Dt:
|
11/14/2006
|
Application #:
|
10955658
|
Filing Dt:
|
09/30/2004
|
Publication #:
|
|
Pub Dt:
|
03/30/2006
| | | | |
Title:
|
ISOLATION TRENCH PERIMETER IMPLANT FOR THRESHOLD VOLTAGE CONTROL
|
|
|
Patent #:
|
|
Issue Dt:
|
06/20/2006
|
Application #:
|
10961014
|
Filing Dt:
|
10/08/2004
|
Publication #:
|
|
Pub Dt:
|
04/13/2006
| | | | |
Title:
|
METHOD FOR FORMING A MULTI-BIT NON-VOLATILE MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/14/2009
|
Application #:
|
10961295
|
Filing Dt:
|
10/08/2004
|
Publication #:
|
|
Pub Dt:
|
04/13/2006
| | | | |
Title:
|
VIRTUAL GROUND MEMORY ARRAY AND METHOD THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
10/24/2006
|
Application #:
|
10962944
|
Filing Dt:
|
10/12/2004
|
Publication #:
|
|
Pub Dt:
|
04/13/2006
| | | | |
Title:
|
INTEGRATION OF MULTIPLE GATE DIELECTRICS BY SURFACE PROTECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
06/27/2006
|
Application #:
|
10965596
|
Filing Dt:
|
10/14/2004
|
Publication #:
|
|
Pub Dt:
|
03/03/2005
| | | | |
Title:
|
SYSTEM AND METHOD FOR CACHE EXTERNAL WRITING AND WRITE SHADOWING
|
|
|
Patent #:
|
|
Issue Dt:
|
05/22/2007
|
Application #:
|
10967563
|
Filing Dt:
|
10/18/2004
|
Publication #:
|
|
Pub Dt:
|
04/20/2006
| | | | |
Title:
|
LOGIC CIRCUITRY
|
|
|
Patent #:
|
|
Issue Dt:
|
08/28/2007
|
Application #:
|
10970098
|
Filing Dt:
|
10/20/2004
|
Publication #:
|
|
Pub Dt:
|
04/20/2006
| | | | |
Title:
|
RADIO FREQUENCY POWER AMPLIFIER
|
|
|
Patent #:
|
|
Issue Dt:
|
04/29/2008
|
Application #:
|
10971657
|
Filing Dt:
|
10/22/2004
|
Publication #:
|
|
Pub Dt:
|
04/27/2006
| | | | |
Title:
|
MANUFACTURING METHOD TO CONSTRUCT SEMICONDUCTOR-ON-INSULATOR WITH CONDUCTOR LAYER SANDWICHED BETWEEN BURIED DIELECTRIC LAYER AND SEMICONDUCTOR LAYERS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/27/2007
|
Application #:
|
10973728
|
Filing Dt:
|
10/26/2004
|
Publication #:
|
|
Pub Dt:
|
04/28/2005
| | | | |
Title:
|
TRANSCONDUCTANCE AMPLIFIER
|
|
|
Patent #:
|
|
Issue Dt:
|
10/30/2007
|
Application #:
|
10977226
|
Filing Dt:
|
01/18/2005
|
Publication #:
|
|
Pub Dt:
|
07/20/2006
| | | | |
Title:
|
SEMICONDUCTOR DEVICE HAVING TRENCH ISOLATION FOR DIFFERENTIAL STRESS AND METHOD THEREFOR
|
|