|
|
Patent #:
|
|
Issue Dt:
|
12/30/2008
|
Application #:
|
11700958
|
Filing Dt:
|
02/01/2007
|
Publication #:
|
|
Pub Dt:
|
08/23/2007
| | | | |
Title:
|
METHOD FOR PRODUCTION OF MRAM ELEMENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/02/2010
|
Application #:
|
11702261
|
Filing Dt:
|
02/05/2007
|
Publication #:
|
|
Pub Dt:
|
08/07/2008
| | | | |
Title:
|
WORDLINE VOLTAGE TRANSFER APPARATUS, SYSTEMS, AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/21/2010
|
Application #:
|
11702286
|
Filing Dt:
|
02/05/2007
|
Publication #:
|
|
Pub Dt:
|
06/14/2007
| | | | |
Title:
|
SEMICONDUCTOR DEVICE STRUCTURES INCLUDING NICKEL PLATED ALUMINUM, COPPER, AND TUNGSTEN STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/29/2008
|
Application #:
|
11702809
|
Filing Dt:
|
02/06/2007
|
Publication #:
|
|
Pub Dt:
|
07/19/2007
| | | | |
Title:
|
ROM REDUNDANCY IN ROM EMBEDDED DRAM
|
|
|
Patent #:
|
|
Issue Dt:
|
06/02/2009
|
Application #:
|
11703429
|
Filing Dt:
|
02/07/2007
|
Publication #:
|
|
Pub Dt:
|
08/16/2007
| | | | |
Title:
|
MULTI-BIT MEMORY CELL HAVING ELECTRICALLY FLOATING BODY TRANSISTOR, AND METHOD OF PROGRAMMING AND READING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
02/01/2011
|
Application #:
|
11703487
|
Filing Dt:
|
02/07/2007
|
Publication #:
|
|
Pub Dt:
|
08/07/2008
| | | | |
Title:
|
RELAXED METAL PITCH MEMORY ARCHITECTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/29/2008
|
Application #:
|
11703500
|
Filing Dt:
|
02/07/2007
|
Publication #:
|
|
Pub Dt:
|
06/21/2007
| | | | |
Title:
|
INPUT BUFFER FOR LOW VOLTAGE OPERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
05/19/2009
|
Application #:
|
11703535
|
Filing Dt:
|
02/06/2007
|
Publication #:
|
|
Pub Dt:
|
10/11/2007
| | | | |
Title:
|
FLASH MEMORY DEVICE WITH REDUCED DRAIN STRESSES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/21/2011
|
Application #:
|
11703911
|
Filing Dt:
|
02/08/2007
|
Publication #:
|
|
Pub Dt:
|
08/14/2008
| | | | |
Title:
|
METHODS USING BLOCK COPOLYMER SELF-ASSEMBLY FOR SUB-LITHOGRAPHIC PATTERNING
|
|
|
Patent #:
|
|
Issue Dt:
|
11/04/2008
|
Application #:
|
11704458
|
Filing Dt:
|
02/09/2007
|
Publication #:
|
|
Pub Dt:
|
06/21/2007
| | | | |
Title:
|
DEPOSITION OF METAL OXIDE AND/OR LOW ASYMMETRICAL TUNNEL BARRIER INTERPOLY INSULATORS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/02/2011
|
Application #:
|
11704466
|
Filing Dt:
|
02/07/2007
|
Publication #:
|
|
Pub Dt:
|
08/07/2008
| | | | |
Title:
|
METHODS OF FORMING TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/12/2008
|
Application #:
|
11704487
|
Filing Dt:
|
02/09/2007
|
Publication #:
|
|
Pub Dt:
|
06/21/2007
| | | | |
Title:
|
INTEGRATED CIRCUITS AND METHODS OF FORMING A FIELD EFFECT TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
11/16/2010
|
Application #:
|
11704488
|
Filing Dt:
|
02/09/2007
|
Publication #:
|
|
Pub Dt:
|
06/21/2007
| | | | |
Title:
|
METHOD OF FORMING A FIELD EFFECT TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
07/01/2008
|
Application #:
|
11704512
|
Filing Dt:
|
02/09/2007
|
Publication #:
|
|
Pub Dt:
|
06/14/2007
| | | | |
Title:
|
METHODS OF FORMING PLURALITIES OF CAPACITORS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/08/2009
|
Application #:
|
11704660
|
Filing Dt:
|
02/09/2007
|
Publication #:
|
|
Pub Dt:
|
06/14/2007
| | | | |
Title:
|
ATOMIC LAYER DEPOSITION USING ELECTRON BOMBARDMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
05/17/2011
|
Application #:
|
11705190
|
Filing Dt:
|
02/12/2007
|
Publication #:
|
|
Pub Dt:
|
08/14/2008
| | | | |
Title:
|
MEMORY ARRAY ERROR CORRECTION APPARATUS, SYSTEMS, AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/27/2009
|
Application #:
|
11705211
|
Filing Dt:
|
02/12/2007
|
Publication #:
|
|
Pub Dt:
|
06/21/2007
| | | | |
Title:
|
ETCH MASK AND METHOD OF FORMING A MAGNETIC RANDOM ACCESS MEMORY STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/04/2010
|
Application #:
|
11705439
|
Filing Dt:
|
02/13/2007
|
Publication #:
|
|
Pub Dt:
|
06/21/2007
| | | | |
Title:
|
ACCESS TRANSISTOR FOR MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/18/2010
|
Application #:
|
11705896
|
Filing Dt:
|
02/13/2007
|
Publication #:
|
|
Pub Dt:
|
08/14/2008
| | | | |
Title:
|
CIRCUITS, SYSTEMS AND METHODS FOR DRIVING HIGH AND LOW VOLTAGES ON BIT LINES IN NON-VOLATILE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
08/12/2008
|
Application #:
|
11705897
|
Filing Dt:
|
02/13/2007
|
Publication #:
|
|
Pub Dt:
|
06/21/2007
| | | | |
Title:
|
METHODS OF FABRICATING INTERCONNECTS FOR SEMICONDUCTOR COMPONENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/22/2008
|
Application #:
|
11705974
|
Filing Dt:
|
02/13/2007
|
Publication #:
|
|
Pub Dt:
|
06/21/2007
| | | | |
Title:
|
SELECTABLE MEMORY WORD LINE DEACTIVATION
|
|
|
Patent #:
|
|
Issue Dt:
|
07/22/2008
|
Application #:
|
11705988
|
Filing Dt:
|
02/14/2007
|
Publication #:
|
|
Pub Dt:
|
06/21/2007
| | | | |
Title:
|
SENSING SCHEME FOR LOW-VOLTAGE FLASH MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
02/22/2011
|
Application #:
|
11705992
|
Filing Dt:
|
02/14/2007
|
Publication #:
|
|
Pub Dt:
|
08/14/2008
| | | | |
Title:
|
VAPOR DEPOSITION METHODS FOR FORMING A METAL-CONTAINING LAYER ON A SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/29/2011
|
Application #:
|
11706177
|
Filing Dt:
|
02/14/2007
|
Publication #:
|
|
Pub Dt:
|
08/14/2008
| | | | |
Title:
|
METHODS OF FORMING NON-VOLATILE MEMORY CELLS, AND METHODS OF FORMING NAND CELL UNIT STRING GATES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/19/2011
|
Application #:
|
11706498
|
Filing Dt:
|
02/13/2007
|
Publication #:
|
|
Pub Dt:
|
08/14/2008
| | | | |
Title:
|
TUNGSTEN-DOPED INDIUM OXIDE STRUCTURES AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/19/2011
|
Application #:
|
11706506
|
Filing Dt:
|
02/15/2007
|
Publication #:
|
|
Pub Dt:
|
07/12/2007
| | | | |
Title:
|
ERROR DETECTION AND CORRECTION SCHEME FOR A MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/11/2007
|
Application #:
|
11706690
|
Filing Dt:
|
02/15/2007
|
Publication #:
|
|
Pub Dt:
|
06/21/2007
| | | | |
Title:
|
METHOD OF FORMING A CONTACT USING A SACRIFICIAL STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/27/2013
|
Application #:
|
11706755
|
Filing Dt:
|
02/14/2007
|
Publication #:
|
|
Pub Dt:
|
08/14/2008
| | | | |
Title:
|
Slurries and methods for polishing phase change materials
|
|
|
Patent #:
|
|
Issue Dt:
|
03/03/2009
|
Application #:
|
11706820
|
Filing Dt:
|
02/13/2007
|
Publication #:
|
|
Pub Dt:
|
08/14/2008
| | | | |
Title:
|
MAGNESIUM-DOPED ZINC OXIDE STRUCTURES AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/29/2009
|
Application #:
|
11706937
|
Filing Dt:
|
02/14/2007
|
Publication #:
|
|
Pub Dt:
|
08/14/2008
| | | | |
Title:
|
INPUT-OUTPUT LINE SENSE AMPLIFIER HAVING ADJUSTABLE OUTPUT DRIVE CAPABILITY
|
|
|
Patent #:
|
|
Issue Dt:
|
04/14/2009
|
Application #:
|
11706944
|
Filing Dt:
|
02/13/2007
|
Publication #:
|
|
Pub Dt:
|
08/14/2008
| | | | |
Title:
|
MOLYBDENUM-DOPED INDIUM OXIDE STRUCTURES AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/01/2010
|
Application #:
|
11707173
|
Filing Dt:
|
02/13/2007
|
Publication #:
|
|
Pub Dt:
|
08/14/2008
| | | | |
Title:
|
ZIRCONIUM-DOPED ZINC OXIDE STRUCTURES AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/23/2008
|
Application #:
|
11707213
|
Filing Dt:
|
02/13/2007
|
Publication #:
|
|
Pub Dt:
|
06/28/2007
| | | | |
Title:
|
LOW POWER NROM MEMORY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/29/2008
|
Application #:
|
11707214
|
Filing Dt:
|
02/13/2007
|
Publication #:
|
|
Pub Dt:
|
07/19/2007
| | | | |
Title:
|
MICRO-MECHANICALLY STRAINED SEMICONDUCTOR FILM
|
|
|
Patent #:
|
|
Issue Dt:
|
07/27/2010
|
Application #:
|
11707692
|
Filing Dt:
|
02/15/2007
|
Publication #:
|
|
Pub Dt:
|
08/21/2008
| | | | |
Title:
|
TRANSISTOR CONSTRUCTIONS AND PROCESSING METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/24/2010
|
Application #:
|
11708196
|
Filing Dt:
|
02/20/2007
|
Publication #:
|
|
Pub Dt:
|
06/28/2007
| | | | |
Title:
|
TECHNIQUES FOR PACKAGING MULTIPLE DEVICE COMPONENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/04/2009
|
Application #:
|
11708294
|
Filing Dt:
|
02/20/2007
|
Publication #:
|
|
Pub Dt:
|
06/28/2007
| | | | |
Title:
|
LOW POWER FLASH MEMORY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/16/2008
|
Application #:
|
11708438
|
Filing Dt:
|
02/20/2007
|
Publication #:
|
|
Pub Dt:
|
06/28/2007
| | | | |
Title:
|
LOW TUNNEL BARRIER INSULATORS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/27/2010
|
Application #:
|
11708579
|
Filing Dt:
|
02/21/2007
|
Publication #:
|
|
Pub Dt:
|
08/23/2007
| | | | |
Title:
|
STACKED SEMICONDUCTOR MEMORY DEVICE AND CONTROL METHOD THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
08/09/2011
|
Application #:
|
11708615
|
Filing Dt:
|
02/21/2007
|
Publication #:
|
|
Pub Dt:
|
06/28/2007
| | | | |
Title:
|
PCRAM DEVICE WITH SWITCHING GLASS LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
07/20/2010
|
Application #:
|
11708617
|
Filing Dt:
|
02/21/2007
|
Publication #:
|
|
Pub Dt:
|
07/05/2007
| | | | |
Title:
|
PCRAM DEVICE WITH SWITCHING GLASS LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
05/31/2011
|
Application #:
|
11708790
|
Filing Dt:
|
02/20/2007
|
Publication #:
|
|
Pub Dt:
|
08/21/2008
| | | | |
Title:
|
REDUCED EDGE EFFECT FROM RECESSES IN IMAGERS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/29/2009
|
Application #:
|
11709420
|
Filing Dt:
|
02/22/2007
|
Publication #:
|
|
Pub Dt:
|
07/19/2007
| | | | |
Title:
|
MEMORY WITH ELEMENT REDUNDANCY
|
|
|
Patent #:
|
|
Issue Dt:
|
07/12/2011
|
Application #:
|
11709509
|
Filing Dt:
|
02/21/2007
|
Publication #:
|
|
Pub Dt:
|
08/21/2008
| | | | |
Title:
|
THERMAL CHEMICAL VAPOR DEPOSITION METHODS, AND THERMAL CHEMICAL VAPOR DEPOSITION SYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/29/2010
|
Application #:
|
11709702
|
Filing Dt:
|
02/23/2007
|
Publication #:
|
|
Pub Dt:
|
07/12/2007
| | | | |
Title:
|
WIDE DYNAMIC RANGE ACTIVE PIXEL WITH KNEE RESPONSE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/27/2010
|
Application #:
|
11709982
|
Filing Dt:
|
02/23/2007
|
Publication #:
|
|
Pub Dt:
|
08/28/2008
| | | | |
Title:
|
INPUT/OUTPUT COMPRESSION AND PIN REDUCTION IN AN INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
02/23/2010
|
Application #:
|
11710794
|
Filing Dt:
|
02/26/2007
|
Publication #:
|
|
Pub Dt:
|
08/28/2008
| | | | |
Title:
|
APPARATUS, METHOD, AND SYSTEM OF NAND DEFECT MANAGEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
03/10/2009
|
Application #:
|
11710798
|
Filing Dt:
|
02/26/2007
|
Publication #:
|
|
Pub Dt:
|
08/28/2008
| | | | |
Title:
|
ANALOG-TO-DIGITAL CONVERTER WITH RESISTOR RATIO
|
|
|
Patent #:
|
|
Issue Dt:
|
03/16/2010
|
Application #:
|
11710924
|
Filing Dt:
|
02/27/2007
|
Publication #:
|
|
Pub Dt:
|
07/19/2007
| | | | |
Title:
|
USE OF AIN AS COOPER PASSIVATION LAYER AND THERMAL CONDUCTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
08/31/2010
|
Application #:
|
11711232
|
Filing Dt:
|
02/26/2007
|
Publication #:
|
|
Pub Dt:
|
08/28/2008
| | | | |
Title:
|
METHODS OF FORMING A PLURALITY OF CAPACITORS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/08/2010
|
Application #:
|
11711288
|
Filing Dt:
|
02/26/2007
|
Publication #:
|
|
Pub Dt:
|
06/28/2007
| | | | |
Title:
|
REDUCING DATA HAZARDS IN PIPELINED PROCESSORS TO PROVIDE HIGH PROCESSOR UTILIZATION
|
|
|
Patent #:
|
|
Issue Dt:
|
06/01/2010
|
Application #:
|
11711420
|
Filing Dt:
|
02/26/2007
|
Publication #:
|
|
Pub Dt:
|
06/28/2007
| | | | |
Title:
|
METHOD FOR FABRICATING A CHIP SCALE PACKAGE USING WAFER LEVEL PROCESSING
|
|
|
Patent #:
|
|
Issue Dt:
|
04/05/2011
|
Application #:
|
11711449
|
Filing Dt:
|
02/26/2007
|
Publication #:
|
|
Pub Dt:
|
08/28/2008
| | | | |
Title:
|
CAPACITOR-LESS MEMORY CELLS AND CELL ARRAYS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/08/2011
|
Application #:
|
11711491
|
Filing Dt:
|
02/26/2007
|
Publication #:
|
|
Pub Dt:
|
09/06/2007
| | | | |
Title:
|
APPARATUS AND METHODS FOR SELECTIVE REMOVAL OF MATERIAL FROM WAFER ALIGNMENT MARKS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/10/2009
|
Application #:
|
11711563
|
Filing Dt:
|
02/27/2007
|
Publication #:
|
|
Pub Dt:
|
07/12/2007
| | | | |
Title:
|
DEVICE AND METHOD FOR GENERATING A LOW-VOLTAGE REFERENCE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/17/2009
|
Application #:
|
11711569
|
Filing Dt:
|
02/26/2007
|
Publication #:
|
|
Pub Dt:
|
07/26/2007
| | | | |
Title:
|
METHOD FOR FORMING MEMORY CELL AND DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/27/2009
|
Application #:
|
11711920
|
Filing Dt:
|
02/28/2007
|
Publication #:
|
|
Pub Dt:
|
07/05/2007
| | | | |
Title:
|
DEPOSITION METHODS FOR FORMING SILICON OXIDE LAYERS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/05/2010
|
Application #:
|
11712151
|
Filing Dt:
|
02/28/2007
|
Publication #:
|
|
Pub Dt:
|
07/19/2007
| | | | |
Title:
|
METHODS OF FORMING LAYERS COMPRISING EPITAXIAL SILICON
|
|
|
Patent #:
|
|
Issue Dt:
|
11/06/2012
|
Application #:
|
11712152
|
Filing Dt:
|
02/28/2007
|
Publication #:
|
|
Pub Dt:
|
06/28/2007
| | | | |
Title:
|
SUPER HIGH-DENSITY MODULE WITH INTEGRATED WAFER LEVEL PACKAGES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/25/2010
|
Application #:
|
11712162
|
Filing Dt:
|
02/28/2007
|
Publication #:
|
|
Pub Dt:
|
08/28/2008
| | | | |
Title:
|
MULTIPHASE GENERATOR WITH DUTY-CYCLE CORRECTION USING DUAL-EDGE PHASE DETECTION AND METHOD FOR GENERATING A MULTIPHASE SIGNAL
|
|
|
Patent #:
|
|
Issue Dt:
|
04/15/2014
|
Application #:
|
11712270
|
Filing Dt:
|
02/28/2007
|
Publication #:
|
|
Pub Dt:
|
07/05/2007
| | | | |
Title:
|
SUPER HIGH-DENSITY MODULE WITH INTEGRATED WAFER LEVEL PACKAGES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/14/2009
|
Application #:
|
11712342
|
Filing Dt:
|
02/28/2007
|
Publication #:
|
|
Pub Dt:
|
07/19/2007
| | | | |
Title:
|
SYSTEMS AND METHODS OF FORMING REFRACTORY METAL NITRIDE LAYERS USING DISILAZANES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/05/2013
|
Application #:
|
11712765
|
Filing Dt:
|
02/28/2007
|
Publication #:
|
|
Pub Dt:
|
07/05/2007
| | | | |
Title:
|
OVERFLOW DETECTION AND CLAMPING WITH PARALLEL OPERAND PROCESSING FOR FIXED-POINT MULTIPLIERS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/25/2009
|
Application #:
|
11712815
|
Filing Dt:
|
03/01/2007
|
Publication #:
|
|
Pub Dt:
|
07/19/2007
| | | | |
Title:
|
METHODS AND SYSTEMS FOR FABRICATING SEMICONDUCTOR COMPONENTS WITH THROUGH WIRE INTERCONNECTS (TWI)
|
|
|
Patent #:
|
|
Issue Dt:
|
03/31/2009
|
Application #:
|
11713074
|
Filing Dt:
|
02/28/2007
|
Publication #:
|
|
Pub Dt:
|
01/10/2008
| | | | |
Title:
|
ELECTRONIC DEVICE COMPRISING NON VOLATILE MEMORY CELLS WITH OPTIMIZED PROGRAMMING AND CORRESPONDING PROGRAMMING METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
01/19/2010
|
Application #:
|
11713081
|
Filing Dt:
|
02/28/2007
|
Publication #:
|
|
Pub Dt:
|
11/29/2007
| | | | |
Title:
|
NON VOLATILE MEMORY DEVICE ARCHITECTURE AND CORRESPONDING PROGRAMMING METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
04/15/2008
|
Application #:
|
11713284
|
Filing Dt:
|
03/02/2007
|
Publication #:
|
|
Pub Dt:
|
07/12/2007
| | | | |
Title:
|
SEMICONDUCTOR MEMORY DEVICE AND METHOD OF OPERATING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
03/15/2011
|
Application #:
|
11713376
|
Filing Dt:
|
03/01/2007
|
Publication #:
|
|
Pub Dt:
|
10/04/2007
| | | | |
Title:
|
READING METHOD OF A MEMORY DEVICE WITH EMBEDDED ERROR-CORRECTING CODE AND MEMORY DEVICE WITH EMBEDDED ERROR-CORRECTING CODE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/15/2011
|
Application #:
|
11713452
|
Filing Dt:
|
03/02/2007
|
Publication #:
|
|
Pub Dt:
|
09/04/2008
| | | | |
Title:
|
NANOTUBE SEPARATION METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/08/2010
|
Application #:
|
11713875
|
Filing Dt:
|
03/05/2007
|
Publication #:
|
|
Pub Dt:
|
09/11/2008
| | | | |
Title:
|
CONTROL OF INPUTS TO A MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/28/2012
|
Application #:
|
11714072
|
Filing Dt:
|
03/05/2007
|
Publication #:
|
|
Pub Dt:
|
03/27/2008
| | | | |
Title:
|
ELIMINATION OF RDL USING TAPE BASE FLIP CHIP ON FLEX FOR DIE STACKING
|
|
|
Patent #:
|
|
Issue Dt:
|
08/16/2011
|
Application #:
|
11714220
|
Filing Dt:
|
03/06/2007
|
Publication #:
|
|
Pub Dt:
|
09/13/2007
| | | | |
Title:
|
ISOLATION TRENCH HAVING FIRST AND SECOND TRENCH AREAS OF DIFFERENT WIDTHS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/01/2011
|
Application #:
|
11714314
|
Filing Dt:
|
03/06/2007
|
Publication #:
|
|
Pub Dt:
|
09/11/2008
| | | | |
Title:
|
MEMORY MODULE AND COVER THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
12/27/2011
|
Application #:
|
11714336
|
Filing Dt:
|
03/06/2007
|
Publication #:
|
|
Pub Dt:
|
09/11/2008
| | | | |
Title:
|
REGISTERED STRUCTURE FORMATION VIA THE APPLICATION OF DIRECTED THERMAL ENERGY TO DIBLOCK COPOLYMER FILMS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/10/2011
|
Application #:
|
11714348
|
Filing Dt:
|
03/06/2007
|
Publication #:
|
|
Pub Dt:
|
07/19/2007
| | | | |
Title:
|
METHOD FOR ERROR TEST, RECORDATION AND REPAIR
|
|
|
Patent #:
|
|
Issue Dt:
|
09/07/2010
|
Application #:
|
11714378
|
Filing Dt:
|
03/05/2007
|
Publication #:
|
|
Pub Dt:
|
09/11/2008
| | | | |
Title:
|
Methods of forming multiple lines
|
|
|
Patent #:
|
|
Issue Dt:
|
04/20/2010
|
Application #:
|
11714542
|
Filing Dt:
|
03/06/2007
|
Publication #:
|
|
Pub Dt:
|
07/05/2007
| | | | |
Title:
|
NAND MEMORY DEVICE AND PROGRAMMING METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/05/2008
|
Application #:
|
11714979
|
Filing Dt:
|
03/07/2007
|
Publication #:
|
|
Pub Dt:
|
07/05/2007
| | | | |
Title:
|
APPARATUS AND METHOD FOR REPAIRING A SEMICONDUCTOR MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
04/08/2008
|
Application #:
|
11715204
|
Filing Dt:
|
03/07/2007
|
Publication #:
|
|
Pub Dt:
|
07/12/2007
| | | | |
Title:
|
METHODS FOR PACKAGING AND ENCAPSULATING SEMICONDUCTOR DEVICE ASSEMBLIES THAT INCLUDE TAPE SUBSTRATES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/18/2011
|
Application #:
|
11716199
|
Filing Dt:
|
03/08/2007
|
Publication #:
|
|
Pub Dt:
|
09/11/2008
| | | | |
Title:
|
METHOD, SYSTEM, AND APPARATUS FOR DISTRIBUTED DECODING DURING PROLONGED REFRESH
|
|
|
Patent #:
|
|
Issue Dt:
|
02/09/2010
|
Application #:
|
11716433
|
Filing Dt:
|
03/08/2007
|
Publication #:
|
|
Pub Dt:
|
07/19/2007
| | | | |
Title:
|
TRANSISTOR STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/09/2008
|
Application #:
|
11716514
|
Filing Dt:
|
03/09/2007
|
Publication #:
|
|
Pub Dt:
|
07/05/2007
| | | | |
Title:
|
HOST MEMORY INTERFACE FOR A PARALLEL PROCESSOR
|
|
|
Patent #:
|
|
Issue Dt:
|
06/19/2012
|
Application #:
|
11716606
|
Filing Dt:
|
03/12/2007
|
Publication #:
|
|
Pub Dt:
|
09/20/2007
| | | | |
Title:
|
SEMICONDUCTOR DEVICE AND MANUFACTURE METHOD THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
02/14/2012
|
Application #:
|
11717065
|
Filing Dt:
|
03/13/2007
|
Publication #:
|
|
Pub Dt:
|
09/25/2008
| | | | |
Title:
|
METHOD, APPARATUS AND SYSTEM PROVIDING AN IMAGE SENSOR HAVING PIXELS WITH MULTIPLE EXPOSURES, DIODES AND GAIN READOUTS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/27/2009
|
Application #:
|
11717294
|
Filing Dt:
|
03/12/2007
|
Publication #:
|
|
Pub Dt:
|
07/26/2007
| | | | |
Title:
|
SEMICONDUCTOR DEVICE COMPONENTS WITH CONDUCTIVE VIAS AND SYSTEMS INCLUDING THE COMPONENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/23/2010
|
Application #:
|
11717437
|
Filing Dt:
|
03/12/2007
|
Publication #:
|
|
Pub Dt:
|
07/19/2007
| | | | |
Title:
|
METHODS FOR FORMING CONDUCTIVE VIAS IN SEMICONDUCTOR DEVICE COMPONENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/02/2013
|
Application #:
|
11717462
|
Filing Dt:
|
03/13/2007
|
Publication #:
|
|
Pub Dt:
|
09/18/2008
| | | | |
Title:
|
VERTICALLY BASE-CONNECTED BIPOLAR TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
05/05/2009
|
Application #:
|
11717463
|
Filing Dt:
|
03/13/2007
|
Publication #:
|
|
Pub Dt:
|
09/18/2008
| | | | |
Title:
|
ZINC OXIDE OPTICAL WAVEGUIDES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/15/2010
|
Application #:
|
11717550
|
Filing Dt:
|
03/12/2007
|
Publication #:
|
|
Pub Dt:
|
09/18/2008
| | | | |
Title:
|
MEMORY PAGE BOOSTING METHOD, DEVICE AND SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
10/20/2009
|
Application #:
|
11717770
|
Filing Dt:
|
03/13/2007
|
Publication #:
|
|
Pub Dt:
|
09/18/2008
| | | | |
Title:
|
ZINC OXIDE DIODES FOR OPTICAL INTERCONNECTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/20/2009
|
Application #:
|
11717946
|
Filing Dt:
|
03/13/2007
|
Publication #:
|
|
Pub Dt:
|
07/26/2007
| | | | |
Title:
|
METHODS OF FABRICATING SUBSTRATES INCLUDING ONE OR MORE CONDUCTIVE VIAS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/17/2009
|
Application #:
|
11724552
|
Filing Dt:
|
03/15/2007
|
Publication #:
|
|
Pub Dt:
|
12/13/2007
| | | | |
Title:
|
MEMORY ARRAY HAVING A PROGRAMMABLE WORD LENGTH, AND METHOD OF OPERATING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
05/04/2010
|
Application #:
|
11724575
|
Filing Dt:
|
03/14/2007
|
Publication #:
|
|
Pub Dt:
|
08/07/2008
| | | | |
Title:
|
METHODS OF FORMING SEMICONDUCTOR-ON-INSULATOR SUBSTRATES, AND INTEGRATED CIRCUITRY
|
|
|
Patent #:
|
|
Issue Dt:
|
07/06/2010
|
Application #:
|
11724638
|
Filing Dt:
|
03/14/2007
|
Publication #:
|
|
Pub Dt:
|
08/07/2008
| | | | |
Title:
|
METHODS OF FORMING IMAGER SYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/23/2011
|
Application #:
|
11724649
|
Filing Dt:
|
03/14/2007
|
Publication #:
|
|
Pub Dt:
|
08/07/2008
| | | | |
Title:
|
ELECTROMAGNETIC RADIATION CONDUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/31/2013
|
Application #:
|
11724654
|
Filing Dt:
|
03/14/2007
|
Publication #:
|
|
Pub Dt:
|
08/07/2008
| | | | |
Title:
|
METHODS OF FORMING A SPAN COMPRISING SILICON DIOXIDE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/04/2011
|
Application #:
|
11724855
|
Filing Dt:
|
03/16/2007
|
Publication #:
|
|
Pub Dt:
|
09/18/2008
| | | | |
Title:
|
SHARING PHYSICAL MEMORY LOCATIONS IN MEMORY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/02/2010
|
Application #:
|
11724910
|
Filing Dt:
|
03/15/2007
|
Publication #:
|
|
Pub Dt:
|
09/25/2008
| | | | |
Title:
|
CIRCUIT, SYSTEM AND METHOD FOR CONTROLLING READ LATENCY
|
|
|
Patent #:
|
|
Issue Dt:
|
02/15/2011
|
Application #:
|
11725292
|
Filing Dt:
|
03/19/2007
|
Publication #:
|
|
Pub Dt:
|
12/13/2007
| | | | |
Title:
|
METHOD AND APPARATUS FOR STORING FAILING PART LOCATIONS IN A MODULE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/29/2011
|
Application #:
|
11725879
|
Filing Dt:
|
03/20/2007
|
Publication #:
|
|
Pub Dt:
|
09/25/2008
| | | | |
Title:
|
NON-VOLATILE MEMORY DEVICES, SYSTEMS INCLUDING SAME AND ASSOCIATED METHODS
|
|