|
|
Patent #:
|
|
Issue Dt:
|
01/05/2016
|
Application #:
|
14179121
|
Filing Dt:
|
02/12/2014
|
Publication #:
|
|
Pub Dt:
|
08/13/2015
| | | | |
Title:
|
MULTI-COMPOSITION GATE DIELECTRIC FIELD EFFECT TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/19/2014
|
Application #:
|
14179707
|
Filing Dt:
|
02/13/2014
|
Publication #:
|
|
Pub Dt:
|
06/19/2014
| | | | |
Title:
|
SMALL FOOTPRINT PHASE CHANGE MEMORY CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
08/09/2016
|
Application #:
|
14180560
|
Filing Dt:
|
02/14/2014
|
Publication #:
|
|
Pub Dt:
|
08/20/2015
| | | | |
Title:
|
AUTOMATED MECHANICAL HANDLING SYSTEMS FOR INTEGRATED CIRCUIT FABRICATION, SYSTEM COMPUTERS PROGRAMMED FOR USE THEREIN, AND METHODS OF HANDLING A WAFER CARRIER HAVING AN INLET PORT AND AN OUTLET PORT
|
|
|
Patent #:
|
|
Issue Dt:
|
05/17/2016
|
Application #:
|
14181616
|
Filing Dt:
|
02/14/2014
|
Publication #:
|
|
Pub Dt:
|
08/20/2015
| | | | |
Title:
|
UNIVERSAL SOLDER JOINTS FOR 3D PACKAGING
|
|
|
Patent #:
|
|
Issue Dt:
|
01/12/2016
|
Application #:
|
14181832
|
Filing Dt:
|
02/17/2014
|
Publication #:
|
|
Pub Dt:
|
08/20/2015
| | | | |
Title:
|
GRAPHENE TRANSISTOR WITH A SUBLITHOGRAPHIC CHANNEL WIDTH
|
|
|
Patent #:
|
|
Issue Dt:
|
07/29/2014
|
Application #:
|
14182242
|
Filing Dt:
|
02/17/2014
|
Publication #:
|
|
Pub Dt:
|
06/12/2014
| | | | |
Title:
|
IMPLANT DAMAGE CONTROL BY IN-SITU C DOPING DURING SIGE EPITAXY FOR DEVICE APPLICATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/18/2016
|
Application #:
|
14182459
|
Filing Dt:
|
02/18/2014
|
Publication #:
|
|
Pub Dt:
|
08/20/2015
| | | | |
Title:
|
DIODE BIASED BODY CONTACTED TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
12/01/2015
|
Application #:
|
14184058
|
Filing Dt:
|
02/19/2014
|
Publication #:
|
|
Pub Dt:
|
08/20/2015
| | | | |
Title:
|
EVALUATING SEMICONDUCTOR WAFERS FOR PITCH WALKING AND/OR EPITAXIAL MERGE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/23/2016
|
Application #:
|
14184826
|
Filing Dt:
|
02/20/2014
|
Publication #:
|
|
Pub Dt:
|
09/18/2014
| | | | |
Title:
|
METHODS FOR FORMING PROTECTION LAYERS ON SIDEWALLS OF CONTACT ETCH STOP LAYERS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/12/2016
|
Application #:
|
14184830
|
Filing Dt:
|
02/20/2014
|
Publication #:
|
|
Pub Dt:
|
08/20/2015
| | | | |
Title:
|
METHOD FOR CREATING SELF-ALIGNED TRANSISTOR CONTACTS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/16/2016
|
Application #:
|
14185079
|
Filing Dt:
|
02/20/2014
|
Publication #:
|
|
Pub Dt:
|
08/20/2015
| | | | |
Title:
|
BALANCING SENSITIVITIES WITH RESPECT TO TIMING CLOSURE FOR INTEGRATED CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/09/2016
|
Application #:
|
14185398
|
Filing Dt:
|
02/20/2014
|
Publication #:
|
|
Pub Dt:
|
08/20/2015
| | | | |
Title:
|
METHODS FOR FABRICATING INTEGRATED CIRCUITS INCLUDING DENSIFYING INTERLEVEL DIELECTRIC LAYERS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/12/2016
|
Application #:
|
14185440
|
Filing Dt:
|
02/20/2014
|
Publication #:
|
|
Pub Dt:
|
08/20/2015
| | | | |
Title:
|
MASK THAT PROVIDES IMPROVED FOCUS CONTROL USING ORTHOGONAL EDGES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/05/2016
|
Application #:
|
14185491
|
Filing Dt:
|
02/20/2014
|
Publication #:
|
|
Pub Dt:
|
08/20/2015
| | | | |
Title:
|
METHODS FOR FABRICATING INTEGRATED CIRCUITS USING DIRECTED SELF-ASSEMBLY INCLUDING LITHOGRAPHICALLY-PRINTABLE ASSIST FEATURES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/19/2016
|
Application #:
|
14185506
|
Filing Dt:
|
02/20/2014
|
Publication #:
|
|
Pub Dt:
|
08/20/2015
| | | | |
Title:
|
SYNTHESIZING LOW MASK ERROR ENHANCEMENT FACTOR LITHOGRAPHY SOLUTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/27/2015
|
Application #:
|
14186012
|
Filing Dt:
|
02/21/2014
|
Publication #:
|
|
Pub Dt:
|
08/27/2015
| | | | |
Title:
|
INLINE RESIDUAL LAYER DETECTION AND CHARACTERIZATION POST VIA POST ETCH USING CD-SEM
|
|
|
Patent #:
|
|
Issue Dt:
|
05/23/2017
|
Application #:
|
14186360
|
Filing Dt:
|
02/21/2014
|
Publication #:
|
|
Pub Dt:
|
08/27/2015
| | | | |
Title:
|
NEW PROCESS FLOW FOR A COMBINED CA AND TSV OXIDE DEPOSITION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/15/2016
|
Application #:
|
14186396
|
Filing Dt:
|
02/21/2014
|
Publication #:
|
|
Pub Dt:
|
08/27/2015
| | | | |
Title:
|
METHODS OF PATTERNING LINE-TYPE FEATURES USING A MULTIPLE PATTERNING PROCESS THAT ENABLES THE USE OF TIGHTER CONTACT ENCLOSURE SPACING RULES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/11/2015
|
Application #:
|
14186512
|
Filing Dt:
|
02/21/2014
|
Publication #:
|
|
Pub Dt:
|
06/19/2014
| | | | |
Title:
|
LATERAL BIPOLAR TRANSISTOR AND CMOS HYBRID TECHNOLOGY
|
|
|
Patent #:
|
|
Issue Dt:
|
08/11/2015
|
Application #:
|
14187392
|
Filing Dt:
|
02/24/2014
|
Publication #:
|
|
Pub Dt:
|
06/19/2014
| | | | |
Title:
|
LOCAL INTERCONNECTS COMPATIBLE WITH REPLACEMENT GATE STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/21/2017
|
Application #:
|
14188778
|
Filing Dt:
|
02/25/2014
|
Publication #:
|
|
Pub Dt:
|
08/27/2015
| | | | |
Title:
|
INTEGRATED CIRCUITS WITH VARYING GATE STRUCTURES AND FABRICATION METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/07/2016
|
Application #:
|
14189085
|
Filing Dt:
|
02/25/2014
|
Publication #:
|
|
Pub Dt:
|
08/27/2015
| | | | |
Title:
|
INTEGRATED CIRCUIT HAVING MULTIPLE THRESHOLD VOLTAGES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/12/2014
|
Application #:
|
14189108
|
Filing Dt:
|
02/25/2014
|
Publication #:
|
|
Pub Dt:
|
06/19/2014
| | | | |
Title:
|
Thick On-Chip High-Performance Wiring Structures
|
|
|
Patent #:
|
|
Issue Dt:
|
12/08/2015
|
Application #:
|
14189465
|
Filing Dt:
|
02/25/2014
|
Publication #:
|
|
Pub Dt:
|
08/27/2015
| | | | |
Title:
|
METHODS FOR FABRICATING INTEGRATED CIRCUITS INCLUDING GENERATING PHOTOMASKS FOR DIRECTED SELF-ASSEMBLY
|
|
|
Patent #:
|
|
Issue Dt:
|
01/28/2020
|
Application #:
|
14189509
|
Filing Dt:
|
02/25/2014
|
Publication #:
|
|
Pub Dt:
|
08/27/2015
| | | | |
Title:
|
CMOS STRUCTURE HAVING LOW RESISTANCE CONTACTS AND FABRICATION METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
06/16/2015
|
Application #:
|
14189682
|
Filing Dt:
|
02/25/2014
|
Publication #:
|
|
Pub Dt:
|
07/10/2014
| | | | |
Title:
|
MEASURING CURRENT AND RESISTANCE USING COMBINED DIODES/RESISTOR STRUCTURE TO MONITOR INTEGRATED CIRCUIT MANUFACTURING PROCESS VARIATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/21/2014
|
Application #:
|
14190514
|
Filing Dt:
|
02/26/2014
|
Publication #:
|
|
Pub Dt:
|
06/26/2014
| | | | |
Title:
|
SYSTEM INVOLVING ELECTRICALLY REPROGRAMMABLE FUSES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/17/2015
|
Application #:
|
14190611
|
Filing Dt:
|
02/26/2014
|
Publication #:
|
|
Pub Dt:
|
06/26/2014
| | | | |
Title:
|
FINFET DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/27/2015
|
Application #:
|
14190723
|
Filing Dt:
|
02/26/2014
|
Publication #:
|
|
Pub Dt:
|
08/27/2015
| | | | |
Title:
|
LIMITING SKEW BETWEEN DIFFERENT DEVICE TYPES TO MEET PERFORMANCE REQUIREMENTS OF AN INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
08/19/2014
|
Application #:
|
14191626
|
Filing Dt:
|
02/27/2014
|
Publication #:
|
|
Pub Dt:
|
06/26/2014
| | | | |
Title:
|
DEVICE STRUCTURES COMPATIBLE WITH FIN-TYPE FIELD-EFFECT TRANSISTOR TECHNOLOGIES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/29/2015
|
Application #:
|
14191759
|
Filing Dt:
|
02/27/2014
|
Publication #:
|
|
Pub Dt:
|
06/26/2014
| | | | |
Title:
|
APPARATUS AND METHOD FOR REMOVING A CMP PAD FROM A PLATEN
|
|
|
Patent #:
|
|
Issue Dt:
|
11/03/2015
|
Application #:
|
14191857
|
Filing Dt:
|
02/27/2014
|
Publication #:
|
|
Pub Dt:
|
08/27/2015
| | | | |
Title:
|
REDUCING THERMAL ENERGY TRANSFER DURING CHIP-JOIN PROCESSING
|
|
|
Patent #:
|
|
Issue Dt:
|
11/08/2016
|
Application #:
|
14192158
|
Filing Dt:
|
02/27/2014
|
Publication #:
|
|
Pub Dt:
|
06/26/2014
| | | | |
Title:
|
CANYON GATE TRANSISTOR AND METHODS FOR ITS FABRICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
05/26/2015
|
Application #:
|
14194036
|
Filing Dt:
|
02/28/2014
|
Publication #:
|
|
Pub Dt:
|
06/26/2014
| | | | |
Title:
|
ADVANCED LOW K CAP FILM FORMATION PROCESS FOR NANO ELECTRONIC DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/05/2016
|
Application #:
|
14194762
|
Filing Dt:
|
03/02/2014
|
Publication #:
|
|
Pub Dt:
|
06/26/2014
| | | | |
Title:
|
HYBRID CMOS NANOWIRE MESH DEVICE AND FINFET DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/09/2015
|
Application #:
|
14194766
|
Filing Dt:
|
03/02/2014
|
Publication #:
|
|
Pub Dt:
|
06/26/2014
| | | | |
Title:
|
HYBRID CMOS NANOWIRE MESH DEVICE AND PDSOI DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/29/2015
|
Application #:
|
14195344
|
Filing Dt:
|
03/03/2014
|
Publication #:
|
|
Pub Dt:
|
09/03/2015
| | | | |
Title:
|
METHODS OF FORMING FINS FOR FINFET SEMICONDUCTOR DEVICES AND SELECTIVELY REMOVING SOME OF THE FINS BY PERFORMING A CYCLICAL FIN CUTTING PROCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/03/2017
|
Application #:
|
14195484
|
Filing Dt:
|
03/03/2014
|
Publication #:
|
|
Pub Dt:
|
09/03/2015
| | | | |
Title:
|
METHODS OF FORMING DIFFERENT SPACER STRUCTURES ON INTEGRATED CIRCUIT PRODUCTS HAVING DIFFERING GATE PITCH DIMENSIONS AND THE RESULTING PRODUCTS
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14195884
|
Filing Dt:
|
03/04/2014
|
Publication #:
|
|
Pub Dt:
|
09/10/2015
| | | | |
Title:
|
REPLACEMENT FIN ISOLATION IN A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/03/2016
|
Application #:
|
14195932
|
Filing Dt:
|
03/04/2014
|
Publication #:
|
|
Pub Dt:
|
09/10/2015
| | | | |
Title:
|
METHOD FOR FABRICATING INTEGRATED CIRCUITS INCLUDING CONTACTS FOR METAL RESISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/27/2015
|
Application #:
|
14195952
|
Filing Dt:
|
03/04/2014
|
Publication #:
|
|
Pub Dt:
|
09/10/2015
| | | | |
Title:
|
ELECTRICAL FUSE WITH BOTTOM CONTACTS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/17/2016
|
Application #:
|
14196835
|
Filing Dt:
|
03/04/2014
|
Publication #:
|
|
Pub Dt:
|
07/03/2014
| | | | |
Title:
|
ANTIFERROMAGNETIC STORAGE DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/08/2015
|
Application #:
|
14196931
|
Filing Dt:
|
03/04/2014
|
Publication #:
|
|
Pub Dt:
|
09/10/2015
| | | | |
Title:
|
METHODS FOR FABRICATING INTEGRATED CIRCUITS INCLUDING SELECTIVELY FORMING AND REMOVING FIN STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/28/2014
|
Application #:
|
14197762
|
Filing Dt:
|
03/05/2014
|
Publication #:
|
|
Pub Dt:
|
07/03/2014
| | | | |
Title:
|
STRUCTURE FOR SELF-ALIGNED SILICIDE CONTACTS TO AN UPSIDE-DOWN FET BY EPITAXIAL SOURCE AND DRAIN
|
|
|
Patent #:
|
|
Issue Dt:
|
10/25/2016
|
Application #:
|
14198711
|
Filing Dt:
|
03/06/2014
|
Publication #:
|
|
Pub Dt:
|
09/10/2015
| | | | |
Title:
|
MECHANICALLY ANCHORED BACKSIDE C4 PAD
|
|
|
Patent #:
|
|
Issue Dt:
|
10/27/2015
|
Application #:
|
14200104
|
Filing Dt:
|
03/07/2014
|
Publication #:
|
|
Pub Dt:
|
09/10/2015
| | | | |
Title:
|
FINFET FORMATION WITH LATE FIN REVEAL
|
|
|
Patent #:
|
|
Issue Dt:
|
04/12/2016
|
Application #:
|
14200197
|
Filing Dt:
|
03/07/2014
|
Publication #:
|
|
Pub Dt:
|
09/10/2015
| | | | |
Title:
|
CONFORMAL NITRIDATION OF ONE OR MORE FIN-TYPE TRANSISTOR LAYERS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/23/2016
|
Application #:
|
14200613
|
Filing Dt:
|
03/07/2014
|
Publication #:
|
|
Pub Dt:
|
07/03/2014
| | | | |
Title:
|
INTEGRATED CIRCUIT CHIP WITH PYRAMID OR CONE-SHAPED CONDUCTIVE PADS FOR FLEXIBLE C4 CONNECTIONS AND A METHOD OF FORMING THE INTEGRATED CIRCUIT CHIP
|
|
|
Patent #:
|
|
Issue Dt:
|
08/09/2016
|
Application #:
|
14200737
|
Filing Dt:
|
03/07/2014
|
Publication #:
|
|
Pub Dt:
|
09/10/2015
| | | | |
Title:
|
METHODS OF FORMING STRESSED CHANNEL REGIONS FOR A FINFET SEMICONDUCTOR DEVICE AND THE RESULTING DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/14/2015
|
Application #:
|
14201122
|
Filing Dt:
|
03/07/2014
|
Title:
|
METHODS TO IMPROVE FINFET SEMICONDUCTOR DEVICE BEHAVIOR USING CO-IMPLANTATION UNDER THE CHANNEL REGION
|
|
|
Patent #:
|
|
Issue Dt:
|
01/12/2016
|
Application #:
|
14201255
|
Filing Dt:
|
03/07/2014
|
Publication #:
|
|
Pub Dt:
|
09/10/2015
| | | | |
Title:
|
METHODS OF FORMING A METAL CAP LAYER ON COPPER-BASED CONDUCTIVE STRUCTURES ON AN INTEGRATED CIRCUIT DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/15/2015
|
Application #:
|
14202067
|
Filing Dt:
|
03/10/2014
|
Publication #:
|
|
Pub Dt:
|
07/03/2014
| | | | |
Title:
|
SEMICONDUCTOR DEVICE INCLUDING PASSIVATION LAYER ENCAPSULANT
|
|
|
Patent #:
|
|
Issue Dt:
|
09/01/2015
|
Application #:
|
14202268
|
Filing Dt:
|
03/10/2014
|
Publication #:
|
|
Pub Dt:
|
09/10/2015
| | | | |
Title:
|
METHOD TO ETCH CU/TA/TAN SELECTIVELY USING DILUTE AQUEOUS HF/HCL SOLUTION
|
|
|
Patent #:
|
|
Issue Dt:
|
12/29/2015
|
Application #:
|
14202590
|
Filing Dt:
|
03/10/2014
|
Publication #:
|
|
Pub Dt:
|
09/10/2015
| | | | |
Title:
|
LEARNING ARTIFICIAL NEURAL NETWORK USING TERNARY CONTENT ADDRESSABLE MEMORY (TCAM)
|
|
|
Patent #:
|
|
Issue Dt:
|
07/07/2015
|
Application #:
|
14202675
|
Filing Dt:
|
03/10/2014
|
Title:
|
SCATTEROMETRY FOR NESTED AND ISOLATED STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/24/2015
|
Application #:
|
14202985
|
Filing Dt:
|
03/10/2014
|
Title:
|
UNIFORM GATE HEIGHT FOR SEMICONDUCTOR STRUCTURE WITH N AND P TYPE FINS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/06/2016
|
Application #:
|
14205569
|
Filing Dt:
|
03/12/2014
|
Publication #:
|
|
Pub Dt:
|
09/17/2015
| | | | |
Title:
|
METHODS OF MODIFYING MASKING RETICLES TO REMOVE FORBIDDEN PITCH REGIONS THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
11/10/2015
|
Application #:
|
14207822
|
Filing Dt:
|
03/13/2014
|
Publication #:
|
|
Pub Dt:
|
09/17/2015
| | | | |
Title:
|
SEMICONDUCTOR STRUCTURES WITH BRIDGING FILMS AND METHODS OF FABRICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
12/29/2015
|
Application #:
|
14215398
|
Filing Dt:
|
03/17/2014
|
Publication #:
|
|
Pub Dt:
|
09/17/2015
| | | | |
Title:
|
STACKED SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/17/2015
|
Application #:
|
14217572
|
Filing Dt:
|
03/18/2014
|
Publication #:
|
|
Pub Dt:
|
09/24/2015
| | | | |
Title:
|
JUNCTION BUTTING IN SOI TRANSISTOR WITH EMBEDDED SOURCE/DRAIN
|
|
|
Patent #:
|
|
Issue Dt:
|
05/30/2017
|
Application #:
|
14217691
|
Filing Dt:
|
03/18/2014
|
Publication #:
|
|
Pub Dt:
|
09/24/2015
| | | | |
Title:
|
SPLIT WELL ZERO THRESHOLD VOLTAGE FIELD EFFECT TRANSISTOR FOR INTEGRATED CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/01/2020
|
Application #:
|
14219039
|
Filing Dt:
|
03/19/2014
|
Publication #:
|
|
Pub Dt:
|
09/24/2015
| | | | |
Title:
|
METHOD FOR FORMING A METAL GATE INCLUDING DE-OXIDATION OF AN OXIDIZED SURFACE OF THE METAL GATE UTILIZING A REDUCING AGENT
|
|
|
Patent #:
|
|
Issue Dt:
|
09/13/2016
|
Application #:
|
14219193
|
Filing Dt:
|
03/19/2014
|
Publication #:
|
|
Pub Dt:
|
09/24/2015
| | | | |
Title:
|
DIFFUSION-CONTROLLED SEMICONDUCTOR CONTACT CREATION
|
|
|
Patent #:
|
|
Issue Dt:
|
01/24/2017
|
Application #:
|
14219365
|
Filing Dt:
|
03/19/2014
|
Publication #:
|
|
Pub Dt:
|
09/24/2015
| | | | |
Title:
|
METHODS OF FORMING REDUCED RESISTANCE LOCAL INTERCONNECT STRUCTURES AND THE RESULTING DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/12/2017
|
Application #:
|
14219460
|
Filing Dt:
|
03/19/2014
|
Publication #:
|
|
Pub Dt:
|
10/23/2014
| | | | |
Title:
|
Cooling System Management
|
|
|
Patent #:
|
|
Issue Dt:
|
02/24/2015
|
Application #:
|
14219910
|
Filing Dt:
|
03/19/2014
|
Publication #:
|
|
Pub Dt:
|
07/24/2014
| | | | |
Title:
|
STRAINED SILICON CARBIDE CHANNEL FOR ELECTRON MOBILITY OF NMOS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/23/2015
|
Application #:
|
14220437
|
Filing Dt:
|
03/20/2014
|
Publication #:
|
|
Pub Dt:
|
07/24/2014
| | | | |
Title:
|
Method of Forming A Gated Diode Structure for Eliminating RIE Damage From Cap Removal
|
|
|
Patent #:
|
|
Issue Dt:
|
06/02/2015
|
Application #:
|
14220475
|
Filing Dt:
|
03/20/2014
|
Publication #:
|
|
Pub Dt:
|
07/24/2014
| | | | |
Title:
|
METHOD TO DYNAMICALLY TUNE PRECISION RESISTANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/03/2015
|
Application #:
|
14221859
|
Filing Dt:
|
03/21/2014
|
Publication #:
|
|
Pub Dt:
|
09/24/2015
| | | | |
Title:
|
ESTABLISHING A THERMAL PROFILE ACROSS A SEMICONDUCTOR CHIP
|
|
|
Patent #:
|
|
Issue Dt:
|
09/09/2014
|
Application #:
|
14222931
|
Filing Dt:
|
03/24/2014
|
Publication #:
|
|
Pub Dt:
|
07/24/2014
| | | | |
Title:
|
AIR-DIELECTRIC FOR SUBTRACTIVE ETCH LINE AND VIA METALLIZATION
|
|
|
Patent #:
|
|
Issue Dt:
|
01/12/2016
|
Application #:
|
14222999
|
Filing Dt:
|
03/24/2014
|
Publication #:
|
|
Pub Dt:
|
07/24/2014
| | | | |
Title:
|
ELECTRICAL TEST STRUCTURE FOR DEVICES EMPLOYING HIGH-K DIELECTRICS OR METAL GATES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/16/2016
|
Application #:
|
14223373
|
Filing Dt:
|
03/24/2014
|
Publication #:
|
|
Pub Dt:
|
09/24/2015
| | | | |
Title:
|
METHODS OF FORMING ISOLATED CHANNEL REGIONS FOR A FINFET SEMICONDUCTOR DEVICE AND THE RESULTING DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/23/2015
|
Application #:
|
14223545
|
Filing Dt:
|
03/24/2014
|
Title:
|
METHODS OF FORMING ISOLATION MATERIAL ON FINFET SEMICONDUCTOR DEVICES AND THE RESULTING DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/12/2016
|
Application #:
|
14223592
|
Filing Dt:
|
03/24/2014
|
Publication #:
|
|
Pub Dt:
|
09/24/2015
| | | | |
Title:
|
OXIDE MEDIATED EPITAXIAL NICKEL DISILICIDE ALLOY CONTACT FORMATION
|
|
|
Patent #:
|
|
Issue Dt:
|
09/06/2016
|
Application #:
|
14224099
|
Filing Dt:
|
03/25/2014
|
Publication #:
|
|
Pub Dt:
|
10/01/2015
| | | | |
Title:
|
PHYSICALLY UNCLONABLE FUSE USING A NOR TYPE MEMORY ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
04/26/2016
|
Application #:
|
14224210
|
Filing Dt:
|
03/25/2014
|
Publication #:
|
|
Pub Dt:
|
10/01/2015
| | | | |
Title:
|
OPTOELECTRONIC STRUCTURES HAVING MULTI-LEVEL OPTICAL WAVEGUIDES AND METHODS OF FORMING THE STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/11/2015
|
Application #:
|
14224384
|
Filing Dt:
|
03/25/2014
|
Publication #:
|
|
Pub Dt:
|
07/24/2014
| | | | |
Title:
|
BUTTED SOI JUNCTION ISOLATION STRUCTURES AND DEVICES AND METHOD OF FABRICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
06/28/2016
|
Application #:
|
14224431
|
Filing Dt:
|
03/25/2014
|
Publication #:
|
|
Pub Dt:
|
10/30/2014
| | | | |
Title:
|
CONTROLLING DATA STORAGE IN AN ARRAY OF STORAGE DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/04/2016
|
Application #:
|
14225529
|
Filing Dt:
|
03/26/2014
|
Publication #:
|
|
Pub Dt:
|
10/01/2015
| | | | |
Title:
|
SELF-ALIGNED CONTACTS AND METHODS OF FABRICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
04/26/2016
|
Application #:
|
14226176
|
Filing Dt:
|
03/26/2014
|
Publication #:
|
|
Pub Dt:
|
07/24/2014
| | | | |
Title:
|
SEMICONDUCTOR DEVICE COMPRISING SELF-ALIGNED CONTACT ELEMENTS AND A REPLACEMENT GATE ELECTRODE STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/22/2015
|
Application #:
|
14226488
|
Filing Dt:
|
03/26/2014
|
Publication #:
|
|
Pub Dt:
|
10/01/2015
| | | | |
Title:
|
METHODS OF FORMING A FINFET SEMICONDUCTOR DEVICE SO AS TO REDUCE PUNCH-THROUGH LEAKAGE CURRENTS AND THE RESULTING DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/03/2015
|
Application #:
|
14226746
|
Filing Dt:
|
03/26/2014
|
Publication #:
|
|
Pub Dt:
|
07/24/2014
| | | | |
Title:
|
THREE DIMENSIONAL FET DEVICES HAVING DIFFERENT DEVICE WIDTHS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/07/2017
|
Application #:
|
14226953
|
Filing Dt:
|
03/27/2014
|
Publication #:
|
|
Pub Dt:
|
02/05/2015
| | | | |
Title:
|
ADHESIVES FOR BONDING HANDLER WAFERS TO DEVICE WAFERS AND ENABLING MID-WAVELENGTH INFRARED LASER ABLATION RELEASE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/11/2015
|
Application #:
|
14227267
|
Filing Dt:
|
03/27/2014
|
Title:
|
DUAL EPITAXIAL PROCESS INCLUDING SPACER ADJUSTMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
09/30/2014
|
Application #:
|
14227398
|
Filing Dt:
|
03/27/2014
|
Publication #:
|
|
Pub Dt:
|
07/31/2014
| | | | |
Title:
|
MANAGING CONCURRENT ACCESSES TO A CACHE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/08/2015
|
Application #:
|
14227807
|
Filing Dt:
|
03/27/2014
|
Publication #:
|
|
Pub Dt:
|
07/31/2014
| | | | |
Title:
|
METHOD FOR REDUCING WETTABILITY OF INTERCONNECT MATERIAL AT CORNER INTERFACE AND DEVICE INCORPORATING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
11/01/2016
|
Application #:
|
14228106
|
Filing Dt:
|
03/27/2014
|
Publication #:
|
|
Pub Dt:
|
07/31/2014
| | | | |
Title:
|
GERMANIUM PHOTODETECTOR SCHOTTKY CONTACT FOR INTEGRATION WITH CMOS AND Si NANOPHOTONICS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/26/2016
|
Application #:
|
14228611
|
Filing Dt:
|
03/28/2014
|
Publication #:
|
|
Pub Dt:
|
10/01/2015
| | | | |
Title:
|
METROLOGY PATTERN LAYOUT AND METHOD OF USE THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
02/24/2015
|
Application #:
|
14230039
|
Filing Dt:
|
03/31/2014
|
Publication #:
|
|
Pub Dt:
|
07/31/2014
| | | | |
Title:
|
METHOD OF FABRICATING ISOLATED CAPACITORS AND STRUCTURE THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
06/16/2015
|
Application #:
|
14230087
|
Filing Dt:
|
03/31/2014
|
Publication #:
|
|
Pub Dt:
|
07/31/2014
| | | | |
Title:
|
PRE-GATE, SOURCE/DRAIN STRAIN LAYER FORMATION
|
|
|
Patent #:
|
|
Issue Dt:
|
06/16/2015
|
Application #:
|
14230146
|
Filing Dt:
|
03/31/2014
|
Publication #:
|
|
Pub Dt:
|
07/31/2014
| | | | |
Title:
|
PHOTOCONDUCTOR-ON-ACTIVE PIXEL DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/09/2016
|
Application #:
|
14230206
|
Filing Dt:
|
03/31/2014
|
Publication #:
|
|
Pub Dt:
|
07/31/2014
| | | | |
Title:
|
FORMING STRUCTURES ON RESISTIVE SUBSTRATES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/27/2015
|
Application #:
|
14231913
|
Filing Dt:
|
04/01/2014
|
Publication #:
|
|
Pub Dt:
|
07/31/2014
| | | | |
Title:
|
TRIMMING OF DUMMY FILL SHAPES HOLES TO AFFECT NEAR-NEIGHBOR DUMMY FILL SHAPES WITH BUILT-IN OPTICAL PROXIMITY CORRECTIONS FOR SEMICONDUCTOR APPLICATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/20/2015
|
Application #:
|
14242046
|
Filing Dt:
|
04/01/2014
|
Publication #:
|
|
Pub Dt:
|
10/01/2015
| | | | |
Title:
|
METHODS OF FORMING REPLACEMENT GATE STRUCTURES USING A GATE HEIGHT REGISTER PROCESS TO IMPROVE GATE HEIGHT UNIFORMITY AND THE RESULTING INTEGRATED CIRCUIT PRODUCTS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/11/2017
|
Application #:
|
14242130
|
Filing Dt:
|
04/01/2014
|
Publication #:
|
|
Pub Dt:
|
10/01/2015
| | | | |
Title:
|
METHODS OF FORMING FINS FOR FINFET SEMICONDUCTOR DEVICES AND THE SELECTIVE REMOVAL OF SUCH FINS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/31/2016
|
Application #:
|
14242203
|
Filing Dt:
|
04/01/2014
|
Publication #:
|
|
Pub Dt:
|
07/31/2014
| | | | |
Title:
|
FLATTENED SUBSTRATE SURFACE FOR SUBSTRATE BONDING
|
|
|
Patent #:
|
|
Issue Dt:
|
08/01/2017
|
Application #:
|
14242283
|
Filing Dt:
|
04/01/2014
|
Publication #:
|
|
Pub Dt:
|
01/01/2015
| | | | |
Title:
|
METHOD OF CONSUMER/PRODUCER RAW MATERIAL SELECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/27/2015
|
Application #:
|
14242329
|
Filing Dt:
|
04/01/2014
|
Publication #:
|
|
Pub Dt:
|
10/01/2015
| | | | |
Title:
|
METHODS OF FORMING SEMICONDUCTOR DEVICES USING A LAYER OF MATERIAL HAVING A PLURALITY OF TRENCHES FORMED THEREIN
|
|
|
Patent #:
|
|
Issue Dt:
|
03/29/2016
|
Application #:
|
14242416
|
Filing Dt:
|
04/01/2014
|
Publication #:
|
|
Pub Dt:
|
10/01/2015
| | | | |
Title:
|
SEMICONDUCTOR DEVICES WITH CONTACT STRUCTURES AND A GATE STRUCTURE POSITIONED IN TRENCHES FORMED IN A LAYER OF MATERIAL
|
|
|
Patent #:
|
|
Issue Dt:
|
01/26/2016
|
Application #:
|
14242472
|
Filing Dt:
|
04/01/2014
|
Publication #:
|
|
Pub Dt:
|
10/01/2015
| | | | |
Title:
|
METHODS OF FORMING SUBSTANTIALLY DEFECT-FREE, FULLY-STRAINED SILICON-GERMANIUM FINS FOR A FINFET SEMICONDUCTOR DEVICE
|
|