|
|
Patent #:
|
|
Issue Dt:
|
08/03/2010
|
Application #:
|
11945787
|
Filing Dt:
|
11/27/2007
|
Publication #:
|
|
Pub Dt:
|
05/28/2009
| | | | |
Title:
|
MEMORY READ METHODS, APPARATUS, AND SYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/16/2010
|
Application #:
|
11947986
|
Filing Dt:
|
11/30/2007
|
Publication #:
|
|
Pub Dt:
|
03/20/2008
| | | | |
Title:
|
CASTELLATION WAFER LEVEL PACKAGING OF INTEGRATED CIRCUIT CHIPS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/20/2010
|
Application #:
|
11949086
|
Filing Dt:
|
12/03/2007
|
Publication #:
|
|
Pub Dt:
|
06/04/2009
| | | | |
Title:
|
VERIFYING AN ERASE THRESHOLD IN A MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/29/2009
|
Application #:
|
11949598
|
Filing Dt:
|
12/03/2007
|
Publication #:
|
|
Pub Dt:
|
06/26/2008
| | | | |
Title:
|
METHOD FOR MULTILEVEL PROGRAMMING OF PHASE CHANGE MEMORY CELLS USING A PERCOLATION ALGORITHM
|
|
|
Patent #:
|
|
Issue Dt:
|
04/27/2010
|
Application #:
|
11949643
|
Filing Dt:
|
12/03/2007
|
Publication #:
|
|
Pub Dt:
|
06/04/2009
| | | | |
Title:
|
METHODS OF FORMING TRENCH ISOLATION IN SILICON OF A SEMICONDUCTOR SUBSTRATE BY PLASMA
|
|
|
Patent #:
|
|
Issue Dt:
|
05/25/2010
|
Application #:
|
11950496
|
Filing Dt:
|
12/05/2007
|
Publication #:
|
|
Pub Dt:
|
06/19/2008
| | | | |
Title:
|
SEMICONDUCTOR DEVICE MANUFACTURING APPARATUS AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
03/09/2010
|
Application #:
|
11951166
|
Filing Dt:
|
12/05/2007
|
Publication #:
|
|
Pub Dt:
|
06/11/2009
| | | | |
Title:
|
MEMORY DEVICES HAVING REDUCED WORD LINE CURRENT AND METHOD OF OPERATING AND MANUFACTURING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
05/31/2011
|
Application #:
|
11951171
|
Filing Dt:
|
12/05/2007
|
Publication #:
|
|
Pub Dt:
|
06/11/2009
| | | | |
Title:
|
ADJUSTING PROGRAM AND ERASE VOLTAGES IN A MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/08/2011
|
Application #:
|
11951751
|
Filing Dt:
|
12/06/2007
|
Publication #:
|
|
Pub Dt:
|
06/11/2009
| | | | |
Title:
|
METHODS FOR FORMING INTERCONNECTS IN MICROELECTRONIC WORKPIECES AND MICROELECTRONIC WORKPIECES FORMED USING SUCH METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/05/2012
|
Application #:
|
11951796
|
Filing Dt:
|
12/06/2007
|
Publication #:
|
|
Pub Dt:
|
04/17/2008
| | | | |
Title:
|
RESONATOR FOR THERMO OPTIC DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/07/2009
|
Application #:
|
11951849
|
Filing Dt:
|
12/06/2007
|
Publication #:
|
|
Pub Dt:
|
04/17/2008
| | | | |
Title:
|
SYSTEMS CONFIGURED FOR UTILIZING SEMICONDUCTOR COMPONENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/09/2010
|
Application #:
|
11952017
|
Filing Dt:
|
12/06/2007
|
Publication #:
|
|
Pub Dt:
|
06/11/2009
| | | | |
Title:
|
METHOD FOR FORMING HIGH DENSITY PATTERNS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/05/2013
|
Application #:
|
11952550
|
Filing Dt:
|
12/07/2007
|
Publication #:
|
|
Pub Dt:
|
06/11/2009
| | | | |
Title:
|
MAJORITY DETECTOR APPARATUS, SYSTEMS, AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/09/2010
|
Application #:
|
11952675
|
Filing Dt:
|
12/07/2007
|
Publication #:
|
|
Pub Dt:
|
06/26/2008
| | | | |
Title:
|
SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
03/08/2011
|
Application #:
|
11954763
|
Filing Dt:
|
12/12/2007
|
Publication #:
|
|
Pub Dt:
|
06/18/2009
| | | | |
Title:
|
COMPENSATION CAPACITOR NETWORK FOR DIVIDED DIFFUSED RESISTORS FOR A VOLTAGE DIVIDER
|
|
|
Patent #:
|
|
Issue Dt:
|
01/19/2010
|
Application #:
|
11954902
|
Filing Dt:
|
12/12/2007
|
Publication #:
|
|
Pub Dt:
|
04/17/2008
| | | | |
Title:
|
METHODS OF FORMING CAPACITORS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/22/2010
|
Application #:
|
11954913
|
Filing Dt:
|
12/12/2007
|
Publication #:
|
|
Pub Dt:
|
10/30/2008
| | | | |
Title:
|
METHODS OF FORMING CAPACITORS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/02/2010
|
Application #:
|
11955251
|
Filing Dt:
|
12/12/2007
|
Publication #:
|
|
Pub Dt:
|
04/24/2008
| | | | |
Title:
|
DRAM ARRAYS, VERTICAL TRANSISTOR STRUCTURES, AND METHODS OF FORMING TRANSISTOR STRUCTURES AND DRAM ARRAYS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/22/2010
|
Application #:
|
11955790
|
Filing Dt:
|
12/13/2007
|
Publication #:
|
|
Pub Dt:
|
06/19/2008
| | | | |
Title:
|
SEMICONDUCTOR DEVICE INCLUDING A SIGNAL GENERATOR ACTIVATED UPON OCCURING OF A TIMING SIGNAL
|
|
|
Patent #:
|
|
Issue Dt:
|
04/27/2010
|
Application #:
|
11955968
|
Filing Dt:
|
12/13/2007
|
Publication #:
|
|
Pub Dt:
|
06/19/2008
| | | | |
Title:
|
SEMICONDUCTOR DEVICE INCLUDING A FIN-CHANNEL RECESS-GATE MISFET
|
|
|
Patent #:
|
|
Issue Dt:
|
03/09/2010
|
Application #:
|
11956099
|
Filing Dt:
|
12/13/2007
|
Publication #:
|
|
Pub Dt:
|
06/18/2009
| | | | |
Title:
|
PRE-DRIVER LOGIC
|
|
|
Patent #:
|
|
Issue Dt:
|
07/13/2010
|
Application #:
|
11956560
|
Filing Dt:
|
12/14/2007
|
Publication #:
|
|
Pub Dt:
|
07/10/2008
| | | | |
Title:
|
METHOD FOR MANUFACTURING A THREE-DIMENSIONAL SEMICONDUCTOR DEVICE AND A WAFER USED THEREIN
|
|
|
Patent #:
|
|
Issue Dt:
|
03/30/2010
|
Application #:
|
11957013
|
Filing Dt:
|
12/14/2007
|
Publication #:
|
|
Pub Dt:
|
05/01/2008
| | | | |
Title:
|
INTEGRATED CIRCUITS .
|
|
|
Patent #:
|
|
Issue Dt:
|
01/05/2010
|
Application #:
|
11957333
|
Filing Dt:
|
12/14/2007
|
Publication #:
|
|
Pub Dt:
|
04/24/2008
| | | | |
Title:
|
CLOCK GENERATING CIRCUIT WITH MULTIPLE MODES OF OPERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
01/01/2013
|
Application #:
|
11958150
|
Filing Dt:
|
12/17/2007
|
Publication #:
|
|
Pub Dt:
|
06/18/2009
| | | | |
Title:
|
SELF-TIMED ERROR CORRECTING CODE EVALUATION SYSTEM AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
06/28/2011
|
Application #:
|
11958189
|
Filing Dt:
|
12/17/2007
|
Publication #:
|
|
Pub Dt:
|
06/18/2009
| | | | |
Title:
|
SYSTEM AND METHOD FOR REDUCING LOCK TIME IN A PHASE-LOCKED LOOP
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11958514
|
Filing Dt:
|
12/18/2007
|
Publication #:
|
|
Pub Dt:
|
06/18/2009
| | | | |
Title:
|
ADDRESS TRANSLATION BETWEEN A MEMORY CONTROLLER AND AN EXTERNAL MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/07/2010
|
Application #:
|
11958551
|
Filing Dt:
|
12/18/2007
|
Publication #:
|
|
Pub Dt:
|
06/18/2009
| | | | |
Title:
|
METHODS OF FORMING TRENCH ISOLATION AND METHODS OF FORMING FLOATING GATE TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/21/2008
|
Application #:
|
11958658
|
Filing Dt:
|
12/18/2007
|
Publication #:
|
|
Pub Dt:
|
04/24/2008
| | | | |
Title:
|
LOW POWER MULTIPLE BIT SENSE AMPLIFIER
|
|
|
Patent #:
|
|
Issue Dt:
|
02/07/2012
|
Application #:
|
11958757
|
Filing Dt:
|
12/18/2007
|
Publication #:
|
|
Pub Dt:
|
06/18/2009
| | | | |
Title:
|
METHODS OF PACKAGING IMAGER DEVICES AND OPTICS MODULES, AND RESULTING ASSEMBLIES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/06/2010
|
Application #:
|
11958842
|
Filing Dt:
|
12/18/2007
|
Publication #:
|
|
Pub Dt:
|
06/18/2009
| | | | |
Title:
|
METHODS OF FLUXLESS MICRO-PIERCING OF SOLDER BALLS, AND RESULTING DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/14/2014
|
Application #:
|
11958873
|
Filing Dt:
|
12/18/2007
|
Publication #:
|
|
Pub Dt:
|
06/18/2009
| | | | |
Title:
|
Techniques for Incorporating Timing Jitter and/or Amplitude Noise into Hardware Description Language-based Input Stimuli
|
|
|
Patent #:
|
|
Issue Dt:
|
07/06/2010
|
Application #:
|
11958972
|
Filing Dt:
|
12/18/2007
|
Publication #:
|
|
Pub Dt:
|
06/18/2009
| | | | |
Title:
|
METHODS OF SELECTIVELY OXIDIZING SEMICONDUCTOR STRUCTURES, AND STRUCTURES RESULTING THEREFROM
|
|
|
Patent #:
|
|
Issue Dt:
|
08/18/2009
|
Application #:
|
11959013
|
Filing Dt:
|
12/18/2007
|
Publication #:
|
|
Pub Dt:
|
04/24/2008
| | | | |
Title:
|
STACKED DIE WITH A RECESS IN A DIE BGA PACKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/24/2009
|
Application #:
|
11959094
|
Filing Dt:
|
12/18/2007
|
Publication #:
|
|
Pub Dt:
|
06/18/2009
| | | | |
Title:
|
METHODS, DEVICES, AND SYSTEMS FOR A DELAY LOCKED LOOP HAVING A FREQUENCY DIVIDED FEEDBACK CLOCK
|
|
|
Patent #:
|
|
Issue Dt:
|
09/07/2010
|
Application #:
|
11959409
|
Filing Dt:
|
12/18/2007
|
Publication #:
|
|
Pub Dt:
|
06/18/2009
| | | | |
Title:
|
METHODS FOR ISOLATING PORTIONS OF A LOOP OF PITCH-MULTIPLIED MATERIAL AND RELATED STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/16/2011
|
Application #:
|
11960034
|
Filing Dt:
|
12/19/2007
|
Publication #:
|
|
Pub Dt:
|
04/24/2008
| | | | |
Title:
|
ELECTRICAL INTERCONNECT USING LOCALLY CONDUCTIVE ADHESIVE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/03/2012
|
Application #:
|
11960771
|
Filing Dt:
|
12/20/2007
|
Publication #:
|
|
Pub Dt:
|
06/26/2008
| | | | |
Title:
|
POWER SUPPLY VOLTAGE RESET CIRCUIT AND RESET SIGNAL GENERATING METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
02/22/2011
|
Application #:
|
11962967
|
Filing Dt:
|
12/21/2007
|
Publication #:
|
|
Pub Dt:
|
06/05/2008
| | | | |
Title:
|
ISOLATION TRENCHES FOR MEMORY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/26/2011
|
Application #:
|
11963230
|
Filing Dt:
|
12/21/2007
|
Publication #:
|
|
Pub Dt:
|
06/25/2009
| | | | |
Title:
|
METHOD OF FORMING TEMPORARY CARRIER STRUCTURE AND ASSOCIATED RELEASE TECHNIQUES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/27/2010
|
Application #:
|
11964250
|
Filing Dt:
|
12/26/2007
|
Publication #:
|
|
Pub Dt:
|
04/24/2008
| | | | |
Title:
|
VOLTAGE REGULATOR FOR THE PROGRAMMING CIRCUIT OF A MEMORY CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
06/23/2009
|
Application #:
|
11964594
|
Filing Dt:
|
12/26/2007
|
Publication #:
|
|
Pub Dt:
|
05/01/2008
| | | | |
Title:
|
PACKAGED MICROELECTRONIC DEVICES AND METHODS FOR PACKAGING MICROELECTRONIC DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/05/2011
|
Application #:
|
11966705
|
Filing Dt:
|
12/28/2007
|
Publication #:
|
|
Pub Dt:
|
07/02/2009
| | | | |
Title:
|
WAFER PROCESSING
|
|
|
Patent #:
|
|
Issue Dt:
|
12/27/2011
|
Application #:
|
11966824
|
Filing Dt:
|
12/28/2007
|
Publication #:
|
|
Pub Dt:
|
07/02/2009
| | | | |
Title:
|
PASS-THROUGH 3D INTERCONNECT FOR MICROELECTRONIC DIES AND ASSOCIATED SYSTEMS AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/11/2010
|
Application #:
|
11968281
|
Filing Dt:
|
01/02/2008
|
Publication #:
|
|
Pub Dt:
|
05/01/2008
| | | | |
Title:
|
METHODS OF FORMING SEMICONDUCTOR STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/09/2015
|
Application #:
|
11968510
|
Filing Dt:
|
01/02/2008
|
Publication #:
|
|
Pub Dt:
|
07/02/2009
| | | | |
Title:
|
RECYCLED VERSION NUMBER VALUES IN FLASH MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
05/17/2011
|
Application #:
|
11969182
|
Filing Dt:
|
01/03/2008
|
Publication #:
|
|
Pub Dt:
|
05/01/2008
| | | | |
Title:
|
SYSTEMS AND METHODS OF FORMING TANTALUM SILICIDE LAYERS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/29/2011
|
Application #:
|
11969300
|
Filing Dt:
|
01/04/2008
|
Publication #:
|
|
Pub Dt:
|
05/01/2008
| | | | |
Title:
|
INTERCONNECTING SUBSTRATES FOR MICROELECTRONIC DIES, METHODS FOR FORMING VIAS IN SUCH SUBSTRATES, AND METHODS FOR PACKAGING MICROELECTRONIC DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/24/2013
|
Application #:
|
11969443
|
Filing Dt:
|
01/04/2008
|
Publication #:
|
|
Pub Dt:
|
07/09/2009
| | | | |
Title:
|
Method of Etching a High Aspect Ratio Contact
|
|
|
Patent #:
|
|
Issue Dt:
|
08/19/2008
|
Application #:
|
11969668
|
Filing Dt:
|
01/04/2008
|
Publication #:
|
|
Pub Dt:
|
05/01/2008
| | | | |
Title:
|
NAND FLASH MEMORY CELL PROGRAMMING
|
|
|
Patent #:
|
|
Issue Dt:
|
07/18/2017
|
Application #:
|
11969792
|
Filing Dt:
|
01/04/2008
|
Publication #:
|
|
Pub Dt:
|
07/09/2009
| | | | |
Title:
|
MICROPROCESSOR ARCHITECTURE HAVING ALTERNATIVE MEMORY ACCESS PATHS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/24/2012
|
Application #:
|
11969801
|
Filing Dt:
|
01/04/2008
|
Publication #:
|
|
Pub Dt:
|
07/09/2009
| | | | |
Title:
|
EXPLICIT SKEW INTERFACE FOR MITIGATING CROSSTALK AND SIMULTANEOUS SWITCHING NOISE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/02/2011
|
Application #:
|
11970369
|
Filing Dt:
|
01/07/2008
|
Publication #:
|
|
Pub Dt:
|
07/09/2009
| | | | |
Title:
|
SEMICONDUCTOR PROCESSING METHODS, AND METHODS FOR FORMING SILICON DIOXIDE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/07/2011
|
Application #:
|
11970843
|
Filing Dt:
|
01/11/2008
|
Publication #:
|
|
Pub Dt:
|
06/05/2008
| | | | |
Title:
|
DOUBLE-DOPED POLYSILICON FLOATING GATE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/05/2013
|
Application #:
|
11971138
|
Filing Dt:
|
01/08/2008
|
Publication #:
|
|
Pub Dt:
|
07/09/2009
| | | | |
Title:
|
CAPACITOR FORMING METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/04/2011
|
Application #:
|
11971143
|
Filing Dt:
|
01/08/2008
|
Publication #:
|
|
Pub Dt:
|
07/17/2008
| | | | |
Title:
|
MISSING PIXEL ARCHITECTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/08/2010
|
Application #:
|
11971150
|
Filing Dt:
|
01/08/2008
|
Publication #:
|
|
Pub Dt:
|
05/08/2008
| | | | |
Title:
|
METHOD AND SYSTEM FOR ELECTRICALLY COUPLING A CHIP TO CHIP PACKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/14/2009
|
Application #:
|
11971747
|
Filing Dt:
|
01/09/2008
|
Publication #:
|
|
Pub Dt:
|
05/15/2008
| | | | |
Title:
|
METHODS OF FORMING SEMICONDUCTOR CONSTRUCTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/25/2011
|
Application #:
|
11972098
|
Filing Dt:
|
01/10/2008
|
Publication #:
|
|
Pub Dt:
|
06/05/2008
| | | | |
Title:
|
METHODS OF FORMING SEMICONDUCTOR CONSTRUCTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/16/2012
|
Application #:
|
11972209
|
Filing Dt:
|
01/10/2008
|
Publication #:
|
|
Pub Dt:
|
07/16/2009
| | | | |
Title:
|
ASYMMETRIC CHIP-TO-CHIP INTERCONNECT
|
|
|
Patent #:
|
|
Issue Dt:
|
04/07/2015
|
Application #:
|
11972483
|
Filing Dt:
|
01/10/2008
|
Publication #:
|
|
Pub Dt:
|
07/16/2009
| | | | |
Title:
|
VOLTAGE GENERATOR CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
08/31/2010
|
Application #:
|
11972729
|
Filing Dt:
|
01/11/2008
|
Publication #:
|
|
Pub Dt:
|
07/17/2008
| | | | |
Title:
|
DIELETRIC FILM LAYERED PRODUCT
|
|
|
Patent #:
|
|
Issue Dt:
|
03/31/2009
|
Application #:
|
11973022
|
Filing Dt:
|
10/05/2007
|
Publication #:
|
|
Pub Dt:
|
04/09/2009
| | | | |
Title:
|
CIRCUITS, DEVICES, SYSTEMS, AND METHODS OF OPERATION FOR A LINEAR OUTPUT DRIVER
|
|
|
Patent #:
|
|
Issue Dt:
|
03/22/2011
|
Application #:
|
11973515
|
Filing Dt:
|
10/09/2007
|
Publication #:
|
|
Pub Dt:
|
04/09/2009
| | | | |
Title:
|
NON-VOLATILE MEMORY DEVICE HAVING ASSIGNABLE NETWORK IDENTIFICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
07/06/2010
|
Application #:
|
11973677
|
Filing Dt:
|
10/10/2007
|
Publication #:
|
|
Pub Dt:
|
04/16/2009
| | | | |
Title:
|
PROGRAMMING SEQUENCE IN NAND MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
06/22/2010
|
Application #:
|
11973733
|
Filing Dt:
|
10/10/2007
|
Publication #:
|
|
Pub Dt:
|
08/28/2008
| | | | |
Title:
|
LOCAL SELF-BOOST INHIBIT SCHEME WITH SHIELDED WORD LINE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/25/2009
|
Application #:
|
11974925
|
Filing Dt:
|
10/16/2007
|
Publication #:
|
|
Pub Dt:
|
05/08/2008
| | | | |
Title:
|
MOS LINEAR REGION IMPEDANCE CURVATURE CORRECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
08/24/2010
|
Application #:
|
11975204
|
Filing Dt:
|
10/18/2007
|
Publication #:
|
|
Pub Dt:
|
04/23/2009
| | | | |
Title:
|
SENSING OF MEMORY CELLS IN NAND FLASH
|
|
|
Patent #:
|
|
Issue Dt:
|
06/02/2009
|
Application #:
|
11975862
|
Filing Dt:
|
10/22/2007
|
Publication #:
|
|
Pub Dt:
|
03/06/2008
| | | | |
Title:
|
SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/17/2009
|
Application #:
|
11977515
|
Filing Dt:
|
10/25/2007
|
Publication #:
|
|
Pub Dt:
|
02/28/2008
| | | | |
Title:
|
INTEGRATED CIRCUIT COOLING AND INSULATING DEVICE AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
02/03/2009
|
Application #:
|
11977524
|
Filing Dt:
|
10/25/2007
|
Publication #:
|
|
Pub Dt:
|
03/06/2008
| | | | |
Title:
|
INTEGRATED CIRCUIT COOLING AND INSULATING DEVICE AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
06/08/2010
|
Application #:
|
11977705
|
Filing Dt:
|
10/25/2007
|
Publication #:
|
|
Pub Dt:
|
03/27/2008
| | | | |
Title:
|
SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/13/2010
|
Application #:
|
11978600
|
Filing Dt:
|
10/30/2007
|
Publication #:
|
|
Pub Dt:
|
05/08/2008
| | | | |
Title:
|
SEMICONDUCTOR STORAGE DEVICE AND METHOD OF MANUFACTURING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
11/11/2008
|
Application #:
|
11979327
|
Filing Dt:
|
11/01/2007
|
Publication #:
|
|
Pub Dt:
|
03/13/2008
| | | | |
Title:
|
INPUT BUFFER DESIGN USING COMMON-MODE FEEDBACK (CMFB)
|
|
|
Patent #:
|
|
Issue Dt:
|
04/28/2009
|
Application #:
|
11981140
|
Filing Dt:
|
10/31/2007
|
Publication #:
|
|
Pub Dt:
|
04/03/2008
| | | | |
Title:
|
STRAINED SI/SIGE/SOI ISLANDS AND PROCESSES OF MAKING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
09/08/2009
|
Application #:
|
11982107
|
Filing Dt:
|
11/01/2007
|
Publication #:
|
|
Pub Dt:
|
03/20/2008
| | | | |
Title:
|
CONTROLLING DIFFUSION IN DOPED SEMICONDUCTOR REGIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/03/2009
|
Application #:
|
11982807
|
Filing Dt:
|
11/05/2007
|
Publication #:
|
|
Pub Dt:
|
03/13/2008
| | | | |
Title:
|
SENSE AMPLIFIER CIRCUITRY AND ARCHITECTURE TO WRITE DATA INTO AND/OR READ FROM MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/15/2011
|
Application #:
|
11983201
|
Filing Dt:
|
11/07/2007
|
Publication #:
|
|
Pub Dt:
|
05/07/2009
| | | | |
Title:
|
HIGH SPEED, WIDE FREQUENCY-RANGE, DIGITAL PHASE MIXER AND METHODS OF OPERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
02/22/2011
|
Application #:
|
11983241
|
Filing Dt:
|
11/07/2007
|
Publication #:
|
|
Pub Dt:
|
05/07/2009
| | | | |
Title:
|
CONTROLLING A MEMORY DEVICE RESPONSIVE TO DEGRADATION
|
|
|
Patent #:
|
|
Issue Dt:
|
11/03/2009
|
Application #:
|
11983617
|
Filing Dt:
|
11/09/2007
|
Publication #:
|
|
Pub Dt:
|
03/13/2008
| | | | |
Title:
|
LOCAL DIGIT LINE ARCHITECTURE AND METHOD FOR MEMORY DEVICES HAVING MULTI-BIT OR LOW CAPACITANCE MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/17/2009
|
Application #:
|
11983618
|
Filing Dt:
|
11/09/2007
|
Publication #:
|
|
Pub Dt:
|
03/13/2008
| | | | |
Title:
|
SYSTEM AND METHOD FOR TESTING INTEGRATED CIRCUIT TIMING MARGINS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/29/2010
|
Application #:
|
11984470
|
Filing Dt:
|
11/19/2007
|
Publication #:
|
|
Pub Dt:
|
05/29/2008
| | | | |
Title:
|
SEMICONDUCTOR DEVICE AND METHOD OF FORMING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
12/01/2009
|
Application #:
|
11984961
|
Filing Dt:
|
11/26/2007
|
Publication #:
|
|
Pub Dt:
|
05/29/2008
| | | | |
Title:
|
SEMICONDUCTOR MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/22/2009
|
Application #:
|
11986235
|
Filing Dt:
|
11/20/2007
|
Publication #:
|
|
Pub Dt:
|
03/27/2008
| | | | |
Title:
|
DETECTION OF ROW-TO-ROW SHORTS AND OTHER ROW DECODE DEFECTS IN MEMORY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/02/2010
|
Application #:
|
11986333
|
Filing Dt:
|
11/20/2007
|
Publication #:
|
|
Pub Dt:
|
05/21/2009
| | | | |
Title:
|
DEVICES AND METHODS FOR A THRESHOLD VOLTAGE DIFFERENCE COMPENSATED SENSE AMPLIFIER
|
|
|
Patent #:
|
|
Issue Dt:
|
10/19/2010
|
Application #:
|
11986334
|
Filing Dt:
|
11/20/2007
|
Publication #:
|
|
Pub Dt:
|
05/21/2009
| | | | |
Title:
|
DEVICES AND METHODS FOR REDUCING EFFECTS OF DEVICE MISMATCH IN TEMPERATURE SENSOR CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/21/2008
|
Application #:
|
11987080
|
Filing Dt:
|
11/27/2007
|
Publication #:
|
|
Pub Dt:
|
05/29/2008
| | | | |
Title:
|
MEMORY MODULE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/11/2011
|
Application #:
|
11987987
|
Filing Dt:
|
12/06/2007
|
Publication #:
|
|
Pub Dt:
|
04/17/2008
| | | | |
Title:
|
CONTROLLER FOR REFRESHING MEMORIES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/24/2011
|
Application #:
|
11999359
|
Filing Dt:
|
12/04/2007
|
Publication #:
|
|
Pub Dt:
|
06/04/2009
| | | | |
Title:
|
SENSING MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/06/2011
|
Application #:
|
12000373
|
Filing Dt:
|
12/12/2007
|
Publication #:
|
|
Pub Dt:
|
06/19/2008
| | | | |
Title:
|
REDUNDANCY CIRCUIT AND SEMICONDUCTOR MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/30/2008
|
Application #:
|
12000472
|
Filing Dt:
|
12/13/2007
|
Publication #:
|
|
Pub Dt:
|
05/08/2008
| | | | |
Title:
|
SEMICONDUCTOR STORAGE DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/30/2010
|
Application #:
|
12000714
|
Filing Dt:
|
12/17/2007
|
Publication #:
|
|
Pub Dt:
|
06/12/2008
| | | | |
Title:
|
SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/24/2015
|
Application #:
|
12001294
|
Filing Dt:
|
12/10/2007
|
Publication #:
|
|
Pub Dt:
|
05/01/2008
| | | | |
Title:
|
Method for performing error corrections of digital information codified as a symbol sequence
|
|
|
Patent #:
|
|
Issue Dt:
|
07/07/2009
|
Application #:
|
12001709
|
Filing Dt:
|
12/11/2007
|
Publication #:
|
|
Pub Dt:
|
06/26/2008
| | | | |
Title:
|
METHOD AND SYSTEM FOR CONTROLLING REFRESH TO AVOID MEMORY CELL DATA LOSSES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/28/2010
|
Application #:
|
12002829
|
Filing Dt:
|
12/18/2007
|
Publication #:
|
|
Pub Dt:
|
06/18/2009
| | | | |
Title:
|
SYMMETRICALLY OPERATING SINGLE-ENDED INPUT BUFFER DEVICES AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/21/2011
|
Application #:
|
12002830
|
Filing Dt:
|
12/18/2007
|
Publication #:
|
|
Pub Dt:
|
06/18/2009
| | | | |
Title:
|
METHODS, DEVICES, AND SYSTEMS FOR EXPERIENCING REDUCED UNEQUAL TESTING DEGRADATION
|
|
|
Patent #:
|
|
Issue Dt:
|
06/29/2010
|
Application #:
|
12003573
|
Filing Dt:
|
12/28/2007
|
Publication #:
|
|
Pub Dt:
|
06/05/2008
| | | | |
Title:
|
DIFFERENTIAL NEGATIVE RESISTANCE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
09/06/2011
|
Application #:
|
12004034
|
Filing Dt:
|
12/20/2007
|
Publication #:
|
|
Pub Dt:
|
07/24/2008
| | | | |
Title:
|
METHOD AND STRUCTURE TO REDUCE OPTICAL CROSSTALK IN A SOLID STATE IMAGER
|
|
|
Patent #:
|
|
Issue Dt:
|
08/10/2010
|
Application #:
|
12006706
|
Filing Dt:
|
01/04/2008
|
Publication #:
|
|
Pub Dt:
|
05/08/2008
| | | | |
Title:
|
PROCESS FOR SELF-ALIGNED MANUFACTURE OF INTEGRATED ELECTRONIC DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/06/2010
|
Application #:
|
12007556
|
Filing Dt:
|
01/11/2008
|
Publication #:
|
|
Pub Dt:
|
07/31/2008
| | | | |
Title:
|
METHOD OF FORMING A VARIABLE RESISTANCE MEMORY DEVICE COMPRISING TIN SELENIDE
|
|