|
|
Patent #:
|
|
Issue Dt:
|
10/26/2010
|
Application #:
|
12200027
|
Filing Dt:
|
08/28/2008
|
Publication #:
|
|
Pub Dt:
|
12/18/2008
| | | | |
Title:
|
METHODS RELATING TO THE RECONSTRUCTION OF SEMICONDUCTOR WAFERS FOR WAFER LEVEL PROCESSING INCLUDING FORMING OF ALIGNMENT PROTRUSION AND REMOVAL OF ALIGNMENT MATERIAL
|
|
|
Patent #:
|
|
Issue Dt:
|
06/14/2011
|
Application #:
|
12200229
|
Filing Dt:
|
08/28/2008
|
Publication #:
|
|
Pub Dt:
|
12/25/2008
| | | | |
Title:
|
POROUS ORGANOSILICATE LAYERS, AND VAPOR DEPOSITION SYSTEMS AND METHODS FOR PREPARING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
09/27/2011
|
Application #:
|
12200457
|
Filing Dt:
|
08/28/2008
|
Publication #:
|
|
Pub Dt:
|
12/10/2009
| | | | |
Title:
|
VOLTAGE REGULATOR SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
02/14/2012
|
Application #:
|
12201222
|
Filing Dt:
|
08/29/2008
|
Publication #:
|
|
Pub Dt:
|
12/25/2008
| | | | |
Title:
|
INTERPOSER SUBSTRATES AND SEMICONDUCTOR DEVICE ASSEMBLIES AND ELECTRONIC SYSTEMS INCLUDING SUCH INTERPOSER SUBSTRATES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/02/2013
|
Application #:
|
12201744
|
Filing Dt:
|
08/29/2008
|
Publication #:
|
|
Pub Dt:
|
03/04/2010
| | | | |
Title:
|
METHODS OF FORMING A PHOTORESIST-COMPRISING PATTERN ON A SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/12/2010
|
Application #:
|
12202685
|
Filing Dt:
|
09/02/2008
|
Publication #:
|
|
Pub Dt:
|
01/01/2009
| | | | |
Title:
|
METHOD FOR IMPROVING STABILITY AND LOCK TIME FOR SYNCHRONOUS CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/01/2010
|
Application #:
|
12203533
|
Filing Dt:
|
09/03/2008
|
Publication #:
|
|
Pub Dt:
|
03/04/2010
| | | | |
Title:
|
SYSTEMS AND METHODS FOR ISSUING ADDRESS AND DATA SIGNALS TO A MEMORY ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
09/07/2010
|
Application #:
|
12203700
|
Filing Dt:
|
09/03/2008
|
Publication #:
|
|
Pub Dt:
|
12/25/2008
| | | | |
Title:
|
DUTY CYCLE ERROR CALCULATION CIRCUIT FOR A CLOCK GENERATOR HAVING A DELAY LOCKED LOOP AND DUTY CYCLE CORRECTION CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
04/19/2011
|
Application #:
|
12204017
|
Filing Dt:
|
09/04/2008
|
Publication #:
|
|
Pub Dt:
|
01/01/2009
| | | | |
Title:
|
APPARATUS FOR REMOVING MATERIAL FROM MICROFEATURE WORKPIECES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/27/2010
|
Application #:
|
12204287
|
Filing Dt:
|
09/04/2008
|
Publication #:
|
|
Pub Dt:
|
01/01/2009
| | | | |
Title:
|
CURRENT MIRROR CIRCUIT HAVING DRAIN-SOURCE VOLTAGE CLAMP
|
|
|
Patent #:
|
|
Issue Dt:
|
09/08/2009
|
Application #:
|
12204603
|
Filing Dt:
|
09/04/2008
|
Publication #:
|
|
Pub Dt:
|
01/01/2009
| | | | |
Title:
|
USE OF DILUTE STEAM AMBIENT FOR IMPROVEMENT OF FLASH DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/02/2010
|
Application #:
|
12205019
|
Filing Dt:
|
09/05/2008
|
Publication #:
|
|
Pub Dt:
|
12/25/2008
| | | | |
Title:
|
SACRIFICIAL SELF-ALIGNED INTERCONNECT STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/01/2010
|
Application #:
|
12205338
|
Filing Dt:
|
09/05/2008
|
Publication #:
|
|
Pub Dt:
|
01/01/2009
| | | | |
Title:
|
MEMORY UTILIZING OXIDE NANOLAMINATES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/07/2010
|
Application #:
|
12205673
|
Filing Dt:
|
09/05/2008
|
Publication #:
|
|
Pub Dt:
|
02/19/2009
| | | | |
Title:
|
HOST MEMORY INTERFACE FOR A PARALLEL PROCESSOR
|
|
|
Patent #:
|
|
Issue Dt:
|
07/20/2010
|
Application #:
|
12207141
|
Filing Dt:
|
09/09/2008
|
Publication #:
|
|
Pub Dt:
|
01/08/2009
| | | | |
Title:
|
MEMORY CELLS HAVING GATE STRUCTURE WITH MULTPLE GATES AND MULTIPLE MATERIALS BETWEEN THE GATES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/29/2009
|
Application #:
|
12208218
|
Filing Dt:
|
09/10/2008
|
Publication #:
|
|
Pub Dt:
|
01/01/2009
| | | | |
Title:
|
SEMICONDUCTOR PROCESSING METHODS OF TRANSFERRING PATTERNS FROM PATTERNED PHOTORESISTS TO MATERIALS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/08/2009
|
Application #:
|
12208456
|
Filing Dt:
|
09/11/2008
|
Publication #:
|
|
Pub Dt:
|
01/08/2009
| | | | |
Title:
|
METHODS OF RETAINING SEMICONDUCTOR COMPONENT CONFIGURATIONS WITHIN SOCKETS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/29/2011
|
Application #:
|
12208562
|
Filing Dt:
|
09/11/2008
|
Publication #:
|
|
Pub Dt:
|
03/11/2010
| | | | |
Title:
|
CIRCUITRY AND METHODS FOR IMPROVING DIFFERENTIAL SIGNALS THAT CROSS POWER DOMAINS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/13/2011
|
Application #:
|
12208589
|
Filing Dt:
|
09/11/2008
|
Publication #:
|
|
Pub Dt:
|
01/01/2009
| | | | |
Title:
|
METHODS OF PROVIDING SEMICONDUCTOR COMPONENTS WITHIN SOCKETS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/08/2010
|
Application #:
|
12208920
|
Filing Dt:
|
09/11/2008
|
Publication #:
|
|
Pub Dt:
|
01/08/2009
| | | | |
Title:
|
ISOLATION TECHNIQUES FOR REDUCING DARK CURRENT IN CMOS IMAGE SENSORS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/18/2011
|
Application #:
|
12209029
|
Filing Dt:
|
09/11/2008
|
Publication #:
|
|
Pub Dt:
|
03/11/2010
| | | | |
Title:
|
INTERCONNECT STRUCTURES FOR STACKED DIES, INCLUDING PENETRATING STRUCTURES FOR THROUGH-SILICON VIAS, AND ASSOCIATED SYSTEMS AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/06/2012
|
Application #:
|
12209048
|
Filing Dt:
|
09/11/2008
|
Publication #:
|
|
Pub Dt:
|
03/11/2010
| | | | |
Title:
|
STACKED DEVICE IDENTIFICATION ASSIGNMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
05/11/2010
|
Application #:
|
12209051
|
Filing Dt:
|
09/11/2008
|
Publication #:
|
|
Pub Dt:
|
03/11/2010
| | | | |
Title:
|
SIGNAL DRIVER CIRCUIT HAVING AN ADJUSTABLE OUTPUT VOLTAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/31/2012
|
Application #:
|
12209052
|
Filing Dt:
|
09/11/2008
|
Publication #:
|
|
Pub Dt:
|
03/11/2010
| | | | |
Title:
|
SIGNAL DELIVERY IN STACKED DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/27/2011
|
Application #:
|
12209060
|
Filing Dt:
|
09/11/2008
|
Publication #:
|
|
Pub Dt:
|
03/11/2010
| | | | |
Title:
|
METHODS, APPARATUS, AND SYSTEMS TO REPAIR MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
01/24/2012
|
Application #:
|
12209117
|
Filing Dt:
|
09/11/2008
|
Publication #:
|
|
Pub Dt:
|
03/11/2010
| | | | |
Title:
|
SELF-ALIGNED TRENCH FORMATION
|
|
|
Patent #:
|
|
Issue Dt:
|
04/03/2012
|
Application #:
|
12210305
|
Filing Dt:
|
09/15/2008
|
Publication #:
|
|
Pub Dt:
|
03/18/2010
| | | | |
Title:
|
TRANSISTOR WITH A PASSIVE GATE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/26/2013
|
Application #:
|
12210724
|
Filing Dt:
|
09/15/2008
|
Publication #:
|
|
Pub Dt:
|
03/18/2010
| | | | |
Title:
|
PLASMA REACTOR WITH ADJUSTABLE PLASMA ELECTRODES AND ASSOCIATED METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/20/2013
|
Application #:
|
12210797
|
Filing Dt:
|
09/15/2008
|
Publication #:
|
|
Pub Dt:
|
03/18/2010
| | | | |
Title:
|
METHODS OF PATTERNING A SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/27/2011
|
Application #:
|
12211192
|
Filing Dt:
|
09/16/2008
|
Publication #:
|
|
Pub Dt:
|
04/02/2009
| | | | |
Title:
|
QUEUING METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
06/15/2010
|
Application #:
|
12211445
|
Filing Dt:
|
09/16/2008
|
Publication #:
|
|
Pub Dt:
|
01/08/2009
| | | | |
Title:
|
INPUT BUFFER WITH OPTIMAL BIASING AND METHOD THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
06/01/2010
|
Application #:
|
12211545
|
Filing Dt:
|
09/16/2008
|
Publication #:
|
|
Pub Dt:
|
01/08/2009
| | | | |
Title:
|
MULTIPLE SELECT GATE ARCHITECTURE WITH SELECT GATES OF DIFFERENT LENGTHS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/06/2010
|
Application #:
|
12211752
|
Filing Dt:
|
09/16/2008
|
Publication #:
|
|
Pub Dt:
|
01/08/2009
| | | | |
Title:
|
STACKED MICROELECTRONIC DEVICES AND METHODS FOR MANUFACTURING MICROELECTRONIC DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/31/2010
|
Application #:
|
12212970
|
Filing Dt:
|
09/18/2008
|
Publication #:
|
|
Pub Dt:
|
01/15/2009
| | | | |
Title:
|
DISCRETE TRAP NON-VOLATILE MULTI-FUNCTIONAL MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/01/2011
|
Application #:
|
12213836
|
Filing Dt:
|
06/25/2008
|
Publication #:
|
|
Pub Dt:
|
12/31/2009
| | | | |
Title:
|
METHOD AND APPARATUS PROVIDING AN IMAGER MODULE WITH A PERMANENT CARRIER
|
|
|
Patent #:
|
|
Issue Dt:
|
03/29/2011
|
Application #:
|
12216032
|
Filing Dt:
|
06/27/2008
|
Publication #:
|
|
Pub Dt:
|
12/31/2009
| | | | |
Title:
|
LENS MASTER DEVICES, LENS STRUCTURES, IMAGING DEVICES, AND METHODS AND APPARATUSES OF MAKING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
11/22/2011
|
Application #:
|
12216033
|
Filing Dt:
|
06/27/2008
|
Publication #:
|
|
Pub Dt:
|
01/15/2009
| | | | |
Title:
|
APPARATUS AND METHOD FOR ELIMINATING ARTIFACTS IN ACTIVE PIXEL SENSOR (APS) IMAGERS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/24/2015
|
Application #:
|
12216430
|
Filing Dt:
|
07/03/2008
|
Publication #:
|
|
Pub Dt:
|
01/01/2009
| | | | |
Title:
|
Biasing scheme for large format CMOS active pixel sensors
|
|
|
Patent #:
|
|
Issue Dt:
|
08/31/2010
|
Application #:
|
12218895
|
Filing Dt:
|
07/18/2008
|
Publication #:
|
|
Pub Dt:
|
03/12/2009
| | | | |
Title:
|
SENSE AMPLIFIER CIRCUITRY FOR INTEGRATED CIRCUIT HAVING MEMORY CELL ARRAY, AND METHOD OF OPERATING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
08/17/2010
|
Application #:
|
12219839
|
Filing Dt:
|
07/29/2008
|
Publication #:
|
|
Pub Dt:
|
02/05/2009
| | | | |
Title:
|
SEMICONDUCTOR STACK PACKAGE HAVING WIRING EXTENSION PART WHICH HAS HOLE FOR WIRING
|
|
|
Patent #:
|
|
Issue Dt:
|
08/17/2010
|
Application #:
|
12220577
|
Filing Dt:
|
07/25/2008
|
Publication #:
|
|
Pub Dt:
|
01/29/2009
| | | | |
Title:
|
DRAM TEMPERATURE MEASUREMENT SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
09/15/2009
|
Application #:
|
12221178
|
Filing Dt:
|
07/30/2008
|
Publication #:
|
|
Pub Dt:
|
11/27/2008
| | | | |
Title:
|
SEMICONDUCTOR CONTRUCTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/16/2009
|
Application #:
|
12222038
|
Filing Dt:
|
07/31/2008
|
Publication #:
|
|
Pub Dt:
|
11/27/2008
| | | | |
Title:
|
MICROELECTRONIC IMAGERS WITH INTEGRATED OPTICAL DEVICES AND METHODS FOR MANUFACTURING SUCH MICROELECTRONIC IMAGERS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/20/2011
|
Application #:
|
12222290
|
Filing Dt:
|
08/06/2008
|
Publication #:
|
|
Pub Dt:
|
12/18/2008
| | | | |
Title:
|
DATA CONTROLLED POWER SUPPLY APPARATUS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/21/2010
|
Application #:
|
12222857
|
Filing Dt:
|
08/18/2008
|
Publication #:
|
|
Pub Dt:
|
12/25/2008
| | | | |
Title:
|
METHOD AND APPARATUS FOR SETTING BLACK LEVEL IN AN IMAGER USING BOTH OPTICALLY BLACK AND TIED PIXELS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/16/2010
|
Application #:
|
12228459
|
Filing Dt:
|
08/12/2008
|
Publication #:
|
|
Pub Dt:
|
01/01/2009
| | | | |
Title:
|
CAPACITOR SUPPORTED PRECHARGING OF MEMORY DIGIT LINES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2012
|
Application #:
|
12228771
|
Filing Dt:
|
08/15/2008
|
Publication #:
|
|
Pub Dt:
|
12/25/2008
| | | | |
Title:
|
DLL PHASE DETECTION USING ADVANCED PHASE EQUALIZATION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/23/2010
|
Application #:
|
12230014
|
Filing Dt:
|
08/21/2008
|
Publication #:
|
|
Pub Dt:
|
12/25/2008
| | | | |
Title:
|
DUAL CONVERSION GAIN GATE AND CAPACITOR COMBINATION
|
|
|
Patent #:
|
|
Issue Dt:
|
12/06/2011
|
Application #:
|
12230310
|
Filing Dt:
|
08/27/2008
|
Publication #:
|
|
Pub Dt:
|
03/04/2010
| | | | |
Title:
|
METHOD AND SYSTEM FOR AIDING USER ALIGNMENT FOR CAPTURING PARTIALLY OVERLAPPING DIGITAL IMAGES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/20/2010
|
Application #:
|
12232232
|
Filing Dt:
|
09/12/2008
|
Publication #:
|
|
Pub Dt:
|
03/26/2009
| | | | |
Title:
|
RESISTANCE VARIABLE MEMORY DEVICE WITH SPUTTERED METAL-CHALCOGENIDE REGION AND METHOD OF FABRICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
06/29/2010
|
Application #:
|
12233060
|
Filing Dt:
|
09/18/2008
|
Publication #:
|
|
Pub Dt:
|
01/15/2009
| | | | |
Title:
|
ULTRA-THIN BODY VERTICAL TUNNELING TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
06/07/2011
|
Application #:
|
12233208
|
Filing Dt:
|
09/18/2008
|
Publication #:
|
|
Pub Dt:
|
01/08/2009
| | | | |
Title:
|
FABRICATION OF SELF-ALIGNED GALLIUM ARSENIDE MOSFETS USING DAMASCENE GATE METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/05/2013
|
Application #:
|
12233492
|
Filing Dt:
|
09/18/2008
|
Publication #:
|
|
Pub Dt:
|
01/08/2009
| | | | |
Title:
|
SYSTEM AND METHOD FOR READ SYNCHRONIZATION OF MEMORY MODULES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/15/2015
|
Application #:
|
12234426
|
Filing Dt:
|
09/19/2008
|
Publication #:
|
|
Pub Dt:
|
01/08/2009
| | | | |
Title:
|
METHODS FOR FORMING INTERCONNECTS IN MICROELECTRONIC WORKPIECES AND MICROELECTRONIC WORKPIECES FORMED USING SUCH METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/27/2009
|
Application #:
|
12234438
|
Filing Dt:
|
09/19/2008
|
Title:
|
TRANSISTOR FORMING METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/16/2013
|
Application #:
|
12234783
|
Filing Dt:
|
09/22/2008
|
Publication #:
|
|
Pub Dt:
|
01/15/2009
| | | | |
Title:
|
ELECTROPLATING SYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/20/2010
|
Application #:
|
12235134
|
Filing Dt:
|
09/22/2008
|
Publication #:
|
|
Pub Dt:
|
02/12/2009
| | | | |
Title:
|
LOW POWER MULTIPLE BIT SENSE AMPLIFIER
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12235147
|
Filing Dt:
|
09/22/2008
|
Publication #:
|
|
Pub Dt:
|
03/25/2010
| | | | |
Title:
|
Deposition Systems, ALD Systems, CVD Systems, Deposition Methods, ALD Methods and CVD Methods
|
|
|
Patent #:
|
|
Issue Dt:
|
10/11/2011
|
Application #:
|
12235244
|
Filing Dt:
|
09/22/2008
|
Publication #:
|
|
Pub Dt:
|
11/04/2010
| | | | |
Title:
|
METHODS OF FORMING DEVICES COMPRISING CARBON NANOTUBES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/08/2011
|
Application #:
|
12235254
|
Filing Dt:
|
09/22/2008
|
Publication #:
|
|
Pub Dt:
|
03/25/2010
| | | | |
Title:
|
SENSING FOR MEMORY READ AND PROGRAM VERIFY OPERATIONS IN A NON-VOLATILE MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/16/2010
|
Application #:
|
12235298
|
Filing Dt:
|
09/22/2008
|
Publication #:
|
|
Pub Dt:
|
01/22/2009
| | | | |
Title:
|
MEMORY CONTROLLER METHOD AND SYSTEM COMPENSATING FOR MEMORY CELL DATA LOSSES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/09/2011
|
Application #:
|
12235970
|
Filing Dt:
|
09/23/2008
|
Publication #:
|
|
Pub Dt:
|
02/12/2009
| | | | |
Title:
|
STACKED NON-VOLATILE MEMORY WITH SILICON CARBIDE-BASED AMORPHOUS SILICON FINFETS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/25/2011
|
Application #:
|
12236362
|
Filing Dt:
|
09/23/2008
|
Publication #:
|
|
Pub Dt:
|
03/25/2010
| | | | |
Title:
|
CONTROL VOLTAGE TRACKING CIRCUITS, METHODS FOR RECORDING A CONTROL VOLTAGE FOR A CLOCK SYNCHRONIZATION CIRCUIT AND METHODS FOR SETTING A VOLTAGE CONTROLLED DELAY
|
|
|
Patent #:
|
|
Issue Dt:
|
03/15/2011
|
Application #:
|
12236892
|
Filing Dt:
|
09/24/2008
|
Publication #:
|
|
Pub Dt:
|
03/25/2010
| | | | |
Title:
|
MEMORY DEVICE REFERENCE CELL PROGRAMMING METHOD AND APPARATUS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/03/2014
|
Application #:
|
12236919
|
Filing Dt:
|
09/24/2008
|
Publication #:
|
|
Pub Dt:
|
04/02/2009
| | | | |
Title:
|
METHOD FOR ASSIGNING ADDRESSES TO MEMORY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/25/2009
|
Application #:
|
12241264
|
Filing Dt:
|
09/30/2008
|
Publication #:
|
|
Pub Dt:
|
01/29/2009
| | | | |
Title:
|
HIGH PERFORMANCE MULTI-LEVEL NON-VOLATILE MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/14/2012
|
Application #:
|
12241636
|
Filing Dt:
|
09/30/2008
|
Publication #:
|
|
Pub Dt:
|
04/01/2010
| | | | |
Title:
|
SOLID STATE STORAGE DEVICE CONTROLLER WITH PARALLEL OPERATION MODE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/29/2011
|
Application #:
|
12241794
|
Filing Dt:
|
09/30/2008
|
Publication #:
|
|
Pub Dt:
|
04/01/2010
| | | | |
Title:
|
SOLID STATE STORAGE DEVICE CONTROLLER WITH EXPANSION MODE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/13/2012
|
Application #:
|
12242247
|
Filing Dt:
|
09/30/2008
|
Publication #:
|
|
Pub Dt:
|
04/01/2010
| | | | |
Title:
|
STT-MRAM CELL STRUCTURE INCORPORATING PIEZOELECTRIC STRESS MATERIAL
|
|
|
Patent #:
|
|
Issue Dt:
|
12/15/2015
|
Application #:
|
12242252
|
Filing Dt:
|
09/30/2008
|
Publication #:
|
|
Pub Dt:
|
01/29/2009
| | | | |
Title:
|
METHOD OF FABRICATING A MICROSTRIP LINE DIELECTRIC OVERLAY
|
|
|
Patent #:
|
|
Issue Dt:
|
11/22/2011
|
Application #:
|
12242325
|
Filing Dt:
|
09/30/2008
|
Publication #:
|
|
Pub Dt:
|
04/01/2010
| | | | |
Title:
|
STACKED DEVICE CONDUCTIVE PATH CONNECTIVITY
|
|
|
Patent #:
|
|
Issue Dt:
|
03/15/2011
|
Application #:
|
12243538
|
Filing Dt:
|
10/01/2008
|
Publication #:
|
|
Pub Dt:
|
02/12/2009
| | | | |
Title:
|
MOVING SECTORS WITHIN A BLOCK OF INFORMATION IN A FLASH MEMORY MASS STORAGE ARCHITECTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/02/2011
|
Application #:
|
12243617
|
Filing Dt:
|
10/01/2008
|
Publication #:
|
|
Pub Dt:
|
02/12/2009
| | | | |
Title:
|
STRAINED SEMICONDUCTOR BY FULL WAFER BONDING
|
|
|
Patent #:
|
|
Issue Dt:
|
04/26/2011
|
Application #:
|
12244183
|
Filing Dt:
|
10/02/2008
|
Publication #:
|
|
Pub Dt:
|
04/08/2010
| | | | |
Title:
|
TECHNIQUES FOR REDUCING A VOLTAGE SWING
|
|
|
Patent #:
|
|
Issue Dt:
|
08/02/2011
|
Application #:
|
12244692
|
Filing Dt:
|
10/02/2008
|
Publication #:
|
|
Pub Dt:
|
02/05/2009
| | | | |
Title:
|
METHODS OF FORMING COSI2, METHODS OF FORMING FIELD EFFECT TRANSISTORS, AND METHODS OF FORMING CONDUCTIVE CONTACTS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/22/2011
|
Application #:
|
12245407
|
Filing Dt:
|
10/03/2008
|
Publication #:
|
|
Pub Dt:
|
04/08/2010
| | | | |
Title:
|
MULTI-PHASE SIGNAL GENERATOR AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
08/30/2011
|
Application #:
|
12245444
|
Filing Dt:
|
10/03/2008
|
Publication #:
|
|
Pub Dt:
|
04/08/2010
| | | | |
Title:
|
MULTI-PHASE SIGNAL GENERATOR AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
12/27/2011
|
Application #:
|
12246142
|
Filing Dt:
|
10/06/2008
|
Publication #:
|
|
Pub Dt:
|
02/12/2009
| | | | |
Title:
|
N WELL IMPLANTS TO SEPARATE BLOCKS IN A FLASH MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/24/2010
|
Application #:
|
12246289
|
Filing Dt:
|
10/06/2008
|
Publication #:
|
|
Pub Dt:
|
02/05/2009
| | | | |
Title:
|
NAND MEMORY DEVICE COLUMN CHARGING
|
|
|
Patent #:
|
|
Issue Dt:
|
09/20/2011
|
Application #:
|
12246310
|
Filing Dt:
|
10/06/2008
|
Publication #:
|
|
Pub Dt:
|
02/12/2009
| | | | |
Title:
|
DVI LINK WITH PARALLEL TEST DATA
|
|
|
Patent #:
|
|
Issue Dt:
|
10/27/2009
|
Application #:
|
12246543
|
Filing Dt:
|
10/07/2008
|
Publication #:
|
|
Pub Dt:
|
03/12/2009
| | | | |
Title:
|
NON-VOLATILE MEMORY CELL READ FAILURE REDUCTION
|
|
|
Patent #:
|
|
Issue Dt:
|
04/27/2010
|
Application #:
|
12246606
|
Filing Dt:
|
10/07/2008
|
Publication #:
|
|
Pub Dt:
|
02/12/2009
| | | | |
Title:
|
MEMORY DEVICE TRIMS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/13/2011
|
Application #:
|
12246772
|
Filing Dt:
|
10/07/2008
|
Publication #:
|
|
Pub Dt:
|
03/19/2009
| | | | |
Title:
|
BETA-DIKETIMINATE LIGAND SOURCES AND METAL-CONTAINING COMPOUNDS THEREOF, AND SYSTEMS AND METHODS INCLUDING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
06/01/2010
|
Application #:
|
12246833
|
Filing Dt:
|
10/07/2008
|
Publication #:
|
|
Pub Dt:
|
02/12/2009
| | | | |
Title:
|
SWITCHED CAPACITOR DRAM SENSE AMPLIFIER WITH IMMUNITY TO MISMATCH AND OFFSETS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/16/2010
|
Application #:
|
12246882
|
Filing Dt:
|
10/07/2008
|
Publication #:
|
|
Pub Dt:
|
04/08/2010
| | | | |
Title:
|
STACKED DEVICE REMAPPING AND REPAIR
|
|
|
Patent #:
|
|
Issue Dt:
|
10/20/2009
|
Application #:
|
12247091
|
Filing Dt:
|
10/07/2008
|
Publication #:
|
|
Pub Dt:
|
02/12/2009
| | | | |
Title:
|
SENSE AMPLIFIER CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
10/02/2012
|
Application #:
|
12247102
|
Filing Dt:
|
10/07/2008
|
Publication #:
|
|
Pub Dt:
|
04/08/2010
| | | | |
Title:
|
INTERFACE DEVICE FOR MEMORY IN A STACK, STORAGE DEVICES AND A PROCESSOR
|
|
|
Patent #:
|
|
Issue Dt:
|
03/06/2012
|
Application #:
|
12247608
|
Filing Dt:
|
10/08/2008
|
Publication #:
|
|
Pub Dt:
|
02/05/2009
| | | | |
Title:
|
METHODS OF FORMING NON-VOLATILE MEMORY HAVING TUNNEL INSULATOR OF INCREASING CONDUCTION BAND OFFSET
|
|
|
Patent #:
|
|
Issue Dt:
|
06/01/2010
|
Application #:
|
12247672
|
Filing Dt:
|
10/08/2008
|
Publication #:
|
|
Pub Dt:
|
01/29/2009
| | | | |
Title:
|
TRIMMABLE DELAY LOCKED LOOP CIRCUITRY WITH IMPROVED INITIALIZATION CHARACTERISTICS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/03/2012
|
Application #:
|
12248219
|
Filing Dt:
|
10/09/2008
|
Publication #:
|
|
Pub Dt:
|
04/15/2010
| | | | |
Title:
|
METHODS OF UTILIZING BLOCK COPOLYMER TO FORM PATTERNS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/18/2011
|
Application #:
|
12248283
|
Filing Dt:
|
10/09/2008
|
Publication #:
|
|
Pub Dt:
|
04/15/2010
| | | | |
Title:
|
METHODS OF FORMING PATTERNS UTILIZING LITHOGRAPHY AND SPACERS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/23/2010
|
Application #:
|
12248544
|
Filing Dt:
|
10/09/2008
|
Publication #:
|
|
Pub Dt:
|
02/12/2009
| | | | |
Title:
|
SYSTEMS AND METHODS FOR FORMING METAL OXIDES USING METAL COMPOUNDS CONTAINING AMINOSILANE LIGANDS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/15/2011
|
Application #:
|
12248843
|
Filing Dt:
|
10/09/2008
|
Publication #:
|
|
Pub Dt:
|
10/22/2009
| | | | |
Title:
|
CIRCUIT AND METHOD FOR RETRIEVING DATA STORED IN SEMICONDUCTOR MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/16/2014
|
Application #:
|
12250043
|
Filing Dt:
|
10/13/2008
|
Publication #:
|
|
Pub Dt:
|
04/15/2010
| | | | |
Title:
|
TRANSLATION LAYER IN A SOLID STATE STORAGE DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/17/2012
|
Application #:
|
12250994
|
Filing Dt:
|
10/14/2008
|
Publication #:
|
|
Pub Dt:
|
04/23/2009
| | | | |
Title:
|
DATA SWITCH
|
|
|
Patent #:
|
|
Issue Dt:
|
06/01/2010
|
Application #:
|
12251289
|
Filing Dt:
|
10/14/2008
|
Publication #:
|
|
Pub Dt:
|
02/12/2009
| | | | |
Title:
|
STRUCTURE AND METHOD FOR DETECTING ERRORS IN A MULTILEVEL MEMORY DEVICE WITH IMPROVED PROGRAMMING GRANULARITY
|
|
|
Patent #:
|
|
Issue Dt:
|
05/13/2014
|
Application #:
|
12251640
|
Filing Dt:
|
10/15/2008
|
Publication #:
|
|
Pub Dt:
|
04/15/2010
| | | | |
Title:
|
HOT MEMORY BLOCK TABLE IN A SOLID STATE STORAGE DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/26/2010
|
Application #:
|
12251733
|
Filing Dt:
|
10/15/2008
|
Publication #:
|
|
Pub Dt:
|
04/15/2010
| | | | |
Title:
|
CAPACITORS, DIELECTRIC STRUCTURES, AND METHODS OF FORMING DIELECTRIC STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/27/2012
|
Application #:
|
12251779
|
Filing Dt:
|
10/15/2008
|
Publication #:
|
|
Pub Dt:
|
01/14/2010
| | | | |
Title:
|
MEMORY CELL SENSING USING NEGATIVE VOLTAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/12/2011
|
Application #:
|
12251944
|
Filing Dt:
|
10/15/2008
|
Publication #:
|
|
Pub Dt:
|
04/15/2010
| | | | |
Title:
|
TECHNIQUES FOR SIMULTANEOUSLY DRIVING A PLURALITY OF SOURCE LINES
|
|