|
|
Patent #:
|
|
Issue Dt:
|
11/20/2012
|
Application #:
|
12326770
|
Filing Dt:
|
12/02/2008
|
Publication #:
|
|
Pub Dt:
|
06/03/2010
| | | | |
Title:
|
BLOCK COPOLYMER-COMPRISING COMPOSITIONS AND METHODS OF PURIFYING PS-B-PXVP
|
|
|
Patent #:
|
|
Issue Dt:
|
01/10/2012
|
Application #:
|
12326834
|
Filing Dt:
|
12/02/2008
|
Publication #:
|
|
Pub Dt:
|
03/26/2009
| | | | |
Title:
|
METHOD OF CONTROLLING STRIATIONS AND CD LOSS IN CONTACT OXIDE ETCH
|
|
|
Patent #:
|
|
Issue Dt:
|
10/29/2013
|
Application #:
|
12327648
|
Filing Dt:
|
12/03/2008
|
Publication #:
|
|
Pub Dt:
|
06/03/2010
| | | | |
Title:
|
REDUNDANT SIGNAL TRANSMISSION
|
|
|
Patent #:
|
|
Issue Dt:
|
11/02/2010
|
Application #:
|
12327667
|
Filing Dt:
|
12/03/2008
|
Publication #:
|
|
Pub Dt:
|
04/30/2009
| | | | |
Title:
|
MEMORY DEVICE WITH VARIABLE TRIM SETTING
|
|
|
Patent #:
|
|
Issue Dt:
|
01/06/2015
|
Application #:
|
12327879
|
Filing Dt:
|
12/04/2008
|
Publication #:
|
|
Pub Dt:
|
04/01/2010
| | | | |
Title:
|
METHOD AND APPARATUS USING LINKED LISTS FOR STREAMING OF DATA FOR SOLID-STATE BULK STORAGE DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/30/2018
|
Application #:
|
12328381
|
Filing Dt:
|
12/04/2008
|
Publication #:
|
|
Pub Dt:
|
06/10/2010
| | | | |
Title:
|
METHOD AND APPARATUS FOR PROVIDING DATA ACCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/25/2012
|
Application #:
|
12328435
|
Filing Dt:
|
12/04/2008
|
Publication #:
|
|
Pub Dt:
|
06/10/2010
| | | | |
Title:
|
METHODS OF FABRICATING SUBSTRATES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/05/2014
|
Application #:
|
12328448
|
Filing Dt:
|
12/04/2008
|
Publication #:
|
|
Pub Dt:
|
06/10/2010
| | | | |
Title:
|
METHODS OF FABRICATING SUBSTRATES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/21/2012
|
Application #:
|
12328464
|
Filing Dt:
|
12/04/2008
|
Publication #:
|
|
Pub Dt:
|
06/10/2010
| | | | |
Title:
|
METHODS OF FABRICATING SUBSTRATES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/11/2012
|
Application #:
|
12329185
|
Filing Dt:
|
12/05/2008
|
Publication #:
|
|
Pub Dt:
|
06/10/2010
| | | | |
Title:
|
SEMICONDUCTOR DEVICE STRUCTURES INCLUDING TRANSISTORS WITH ENERGY BARRIERS ADJACENT TO TRANSISTOR CHANNELS AND ASSOCIATED METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/29/2014
|
Application #:
|
12329740
|
Filing Dt:
|
12/08/2008
|
Publication #:
|
|
Pub Dt:
|
06/10/2010
| | | | |
Title:
|
Increasing the Spatial Resolution of Dosimetry Sensors
|
|
|
Patent #:
|
|
Issue Dt:
|
02/09/2010
|
Application #:
|
12329779
|
Filing Dt:
|
12/08/2008
|
Publication #:
|
|
Pub Dt:
|
06/04/2009
| | | | |
Title:
|
METHOD AND APPARATUS FOR INITIALIZATION OF READ LATENCY TRACKING CIRCUIT IN HIGH-SPEED DRAM
|
|
|
Patent #:
|
|
Issue Dt:
|
08/10/2010
|
Application #:
|
12329932
|
Filing Dt:
|
12/08/2008
|
Publication #:
|
|
Pub Dt:
|
04/02/2009
| | | | |
Title:
|
NON-VOLATILE MEMORY WITH BOTH SINGLE AND MULTIPLE LEVEL CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/31/2010
|
Application #:
|
12330077
|
Filing Dt:
|
12/08/2008
|
Publication #:
|
|
Pub Dt:
|
06/10/2010
| | | | |
Title:
|
MEMORY CELL SHIFT ESTIMATION METHOD AND APPARATUS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/27/2009
|
Application #:
|
12330285
|
Filing Dt:
|
12/08/2008
|
Publication #:
|
|
Pub Dt:
|
04/09/2009
| | | | |
Title:
|
EXTERNAL CLOCK TRACKING PIPELINED LATCH SCHEME
|
|
|
Patent #:
|
|
Issue Dt:
|
03/01/2011
|
Application #:
|
12331059
|
Filing Dt:
|
12/09/2008
|
Publication #:
|
|
Pub Dt:
|
04/09/2009
| | | | |
Title:
|
SEMICONDUCTOR CONSTRUCTIONS HAVING MULTIPLE PATTERNED MASKING LAYERS OVER NAND GATE STACKS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/28/2015
|
Application #:
|
12331772
|
Filing Dt:
|
12/10/2008
|
Publication #:
|
|
Pub Dt:
|
06/10/2010
| | | | |
Title:
|
Non-Volatile Memory Device Capable of Initiating Transactions
|
|
|
Patent #:
|
|
Issue Dt:
|
01/08/2013
|
Application #:
|
12332413
|
Filing Dt:
|
12/11/2008
|
Publication #:
|
|
Pub Dt:
|
06/11/2009
| | | | |
Title:
|
INTEGRATED CIRCUIT HAVING MEMORY CELL ARRAY, AND METHOD OF MANUFACTURING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
11/10/2009
|
Application #:
|
12332458
|
Filing Dt:
|
12/11/2008
|
Publication #:
|
|
Pub Dt:
|
05/21/2009
| | | | |
Title:
|
HIGH SPEED ARRAY PIPELINE ARCHITECTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/09/2013
|
Application #:
|
12333012
|
Filing Dt:
|
12/11/2008
|
Publication #:
|
|
Pub Dt:
|
06/17/2010
| | | | |
Title:
|
JFET DEVICE STRUCTURES AND METHODS FOR FABRICATING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
01/05/2010
|
Application #:
|
12333035
|
Filing Dt:
|
12/11/2008
|
Publication #:
|
|
Pub Dt:
|
04/16/2009
| | | | |
Title:
|
METHOD AND SYSTEM FOR SELECTING COMPATIBLE PROCESSORS TO ADD TO A MULTIPROCESSOR COMPUTER
|
|
|
Patent #:
|
|
Issue Dt:
|
10/02/2012
|
Application #:
|
12333067
|
Filing Dt:
|
12/11/2008
|
Publication #:
|
|
Pub Dt:
|
06/17/2010
| | | | |
Title:
|
LOW POWER MEMORY DEVICE WITH JFET DEVICE STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/27/2012
|
Application #:
|
12333100
|
Filing Dt:
|
12/11/2008
|
Publication #:
|
|
Pub Dt:
|
06/17/2010
| | | | |
Title:
|
MULTILEVEL ENCODING WITH ERROR CORRECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
01/25/2011
|
Application #:
|
12333530
|
Filing Dt:
|
12/12/2008
|
Publication #:
|
|
Pub Dt:
|
06/17/2010
| | | | |
Title:
|
READING THRESHOLD SWITCHING MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/26/2011
|
Application #:
|
12333560
|
Filing Dt:
|
12/12/2008
|
Publication #:
|
|
Pub Dt:
|
04/02/2009
| | | | |
Title:
|
METHOD OF MAKING A SEMICONDUCTOR DEVICE HAVING IMPROVED CONTACTS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/15/2013
|
Application #:
|
12333822
|
Filing Dt:
|
12/12/2008
|
Publication #:
|
|
Pub Dt:
|
06/17/2010
| | | | |
Title:
|
PARALLEL ENCRYPTION/DECRYPTION
|
|
|
Patent #:
|
|
Issue Dt:
|
02/04/2014
|
Application #:
|
12336476
|
Filing Dt:
|
12/16/2008
|
Publication #:
|
|
Pub Dt:
|
06/17/2010
| | | | |
Title:
|
MEMORY WITH GUARD VALUE DEPENDENT ERROR CORRECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/15/2011
|
Application #:
|
12337292
|
Filing Dt:
|
12/17/2008
|
Publication #:
|
|
Pub Dt:
|
04/16/2009
| | | | |
Title:
|
EPITAXIAL SILICON GROWTH
|
|
|
Patent #:
|
|
Issue Dt:
|
05/13/2014
|
Application #:
|
12337573
|
Filing Dt:
|
12/17/2008
|
Title:
|
METHOD AND APPARATUS FOR CONFIGURING WRITE PERFORMANCE FOR ELECTRICALLY WRITABLE MEMORY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/11/2011
|
Application #:
|
12337740
|
Filing Dt:
|
12/18/2008
|
Publication #:
|
|
Pub Dt:
|
07/02/2009
| | | | |
Title:
|
METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE AND SEMICONDUCTOR DEVICE HAVING A FIN-SHAPED CHANNEL
|
|
|
Patent #:
|
|
Issue Dt:
|
10/02/2012
|
Application #:
|
12338404
|
Filing Dt:
|
12/18/2008
|
Publication #:
|
|
Pub Dt:
|
06/24/2010
| | | | |
Title:
|
METHOD AND STRUCTURE FOR INTEGRATING CAPACITOR-LESS MEMORY CELL WITH LOGIC
|
|
|
Patent #:
|
|
Issue Dt:
|
03/01/2011
|
Application #:
|
12338413
|
Filing Dt:
|
12/18/2008
|
Publication #:
|
|
Pub Dt:
|
05/21/2009
| | | | |
Title:
|
SCALABLE MULTI-FUNCTIONAL AND MULTI-LEVEL NANO-CRYSTAL NON-VOLATILE MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/10/2010
|
Application #:
|
12339610
|
Filing Dt:
|
12/19/2008
|
Publication #:
|
|
Pub Dt:
|
04/16/2009
| | | | |
Title:
|
DRAM CELLS WITH VERTICAL TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/05/2011
|
Application #:
|
12339935
|
Filing Dt:
|
12/19/2008
|
Publication #:
|
|
Pub Dt:
|
06/24/2010
| | | | |
Title:
|
WORDLINE TEMPERATURE COMPENSATION
|
|
|
Patent #:
|
|
Issue Dt:
|
01/17/2012
|
Application #:
|
12341002
|
Filing Dt:
|
12/22/2008
|
Publication #:
|
|
Pub Dt:
|
06/24/2010
| | | | |
Title:
|
SHALLOW TRENCH ISOLATION FOR A MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
05/28/2013
|
Application #:
|
12341014
|
Filing Dt:
|
12/22/2008
|
Publication #:
|
|
Pub Dt:
|
06/24/2010
| | | | |
Title:
|
INTEGRATING DIVERSE TRANSISTORS ON THE SAME WAFER
|
|
|
Patent #:
|
|
Issue Dt:
|
12/07/2010
|
Application #:
|
12341027
|
Filing Dt:
|
12/22/2008
|
Publication #:
|
|
Pub Dt:
|
06/24/2010
| | | | |
Title:
|
FABRICATING BIPOLAR JUNCTION SELECT TRANSISTORS FOR SEMICONDUCTOR MEMORIES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/13/2010
|
Application #:
|
12341043
|
Filing Dt:
|
12/22/2008
|
Publication #:
|
|
Pub Dt:
|
04/30/2009
| | | | |
Title:
|
METHOD FOR OPERATING AN ELECTRONIC DEVICE WITH REDUCED PIN CAPACITANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/25/2010
|
Application #:
|
12342309
|
Filing Dt:
|
12/23/2008
|
Publication #:
|
|
Pub Dt:
|
05/07/2009
| | | | |
Title:
|
INTERNAL DATA COMPARISON FOR MEMORY TESTING
|
|
|
Patent #:
|
|
Issue Dt:
|
07/03/2012
|
Application #:
|
12342312
|
Filing Dt:
|
12/23/2008
|
Publication #:
|
|
Pub Dt:
|
06/24/2010
| | | | |
Title:
|
FORMING ISOLATION REGIONS FOR INTEGRATED CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/29/2011
|
Application #:
|
12342342
|
Filing Dt:
|
12/23/2008
|
Publication #:
|
|
Pub Dt:
|
06/24/2010
| | | | |
Title:
|
CONFIGURABLE LATCHING FOR ASYNCHRONOUS MEMORIES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/06/2011
|
Application #:
|
12343304
|
Filing Dt:
|
12/23/2008
|
Publication #:
|
|
Pub Dt:
|
06/04/2009
| | | | |
Title:
|
ANTI-ECLIPSING CIRCUIT FOR IMAGE SENSORS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/26/2015
|
Application #:
|
12343398
|
Filing Dt:
|
12/23/2008
|
Publication #:
|
|
Pub Dt:
|
06/24/2010
| | | | |
Title:
|
MOLDING COMPOUND INCLUDING A CARBON NANO-TUBE DISPERSION
|
|
|
Patent #:
|
|
Issue Dt:
|
11/01/2011
|
Application #:
|
12343688
|
Filing Dt:
|
12/24/2008
|
Publication #:
|
|
Pub Dt:
|
07/09/2009
| | | | |
Title:
|
MULTICAST DATA PACKET SWITCHING METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
07/12/2011
|
Application #:
|
12344157
|
Filing Dt:
|
12/24/2008
|
Title:
|
REWRITABLE SINGLE-BIT-PER-CELL FLASH MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
01/18/2011
|
Application #:
|
12344740
|
Filing Dt:
|
12/29/2008
|
Publication #:
|
|
Pub Dt:
|
06/11/2009
| | | | |
Title:
|
PIXEL WITH STRAINED SILICON LAYER FOR IMPROVING CARRIER MOBILITY AND BLUE RESPONSE IN IMAGERS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/12/2010
|
Application #:
|
12345039
|
Filing Dt:
|
12/29/2008
|
Publication #:
|
|
Pub Dt:
|
05/07/2009
| | | | |
Title:
|
METHODS AND APPARATUS FOR SYNCHRONIZING WITH A CLOCK SIGNAL
|
|
|
Patent #:
|
|
Issue Dt:
|
03/23/2010
|
Application #:
|
12345245
|
Filing Dt:
|
12/29/2008
|
Publication #:
|
|
Pub Dt:
|
04/30/2009
| | | | |
Title:
|
DIELECTRIC LAYERS AND MEMORY CELLS INCLUDING METAL-DOPED ALUMINA
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12345306
|
Filing Dt:
|
12/29/2008
|
Publication #:
|
|
Pub Dt:
|
07/01/2010
| | | | |
Title:
|
METHOD AND APPARATUS TO PROFILE RAM MEMORY OBJECTS FOR DISPLACMENT WITH NONVOLATILE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
02/08/2011
|
Application #:
|
12345398
|
Filing Dt:
|
12/29/2008
|
Publication #:
|
|
Pub Dt:
|
07/01/2010
| | | | |
Title:
|
METHOD FOR LOW-STRESS MULTILEVEL READING OF PHASE CHANGE MEMORY CELLS AND MULTILEVEL PHASE CHANGE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
01/11/2011
|
Application #:
|
12345411
|
Filing Dt:
|
12/29/2008
|
Publication #:
|
|
Pub Dt:
|
07/01/2010
| | | | |
Title:
|
METHOD FOR LOW POWER ACCESSING A PHASE CHANGE MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/08/2011
|
Application #:
|
12345436
|
Filing Dt:
|
12/29/2008
|
Publication #:
|
|
Pub Dt:
|
07/01/2010
| | | | |
Title:
|
AN APPARATUS INCLUDING A FOLLOWER OUTPUT BUFFER HAVING AN OUTPUT IMPEDANCE THAT ADAPTS TO A TRANSMISSION LINE IMPEDANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/26/2011
|
Application #:
|
12345462
|
Filing Dt:
|
12/29/2008
|
Title:
|
APPARATUS AND METHOD FOR REFRESHING OR TOGGLING A PHASE-CHANGE MEMORY CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
09/20/2011
|
Application #:
|
12345511
|
Filing Dt:
|
12/29/2008
|
Publication #:
|
|
Pub Dt:
|
07/01/2010
| | | | |
Title:
|
ERASE COMPLETION RECOGNITION
|
|
|
Patent #:
|
|
Issue Dt:
|
09/28/2010
|
Application #:
|
12345568
|
Filing Dt:
|
12/29/2008
|
Title:
|
LITHOGRAPHIC PATTERNING FOR SUB-90NM WITH A MULTI-LAYERED CARBON-BASED HARDMASK
|
|
|
Patent #:
|
|
Issue Dt:
|
06/04/2013
|
Application #:
|
12346015
|
Filing Dt:
|
12/30/2008
|
Title:
|
SECONDARY MEMORY ELEMENT FOR NON-VOLATILE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
09/14/2010
|
Application #:
|
12346227
|
Filing Dt:
|
12/30/2008
|
Publication #:
|
|
Pub Dt:
|
04/23/2009
| | | | |
Title:
|
MEMORY MODULE, SYSTEM AND METHOD OF MAKING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
02/15/2011
|
Application #:
|
12346281
|
Filing Dt:
|
12/30/2008
|
Publication #:
|
|
Pub Dt:
|
04/30/2009
| | | | |
Title:
|
STRAINED SEMICONDUCTOR, DEVICES AND SYSTEMS AND METHODS OF FORMATION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/27/2009
|
Application #:
|
12346353
|
Filing Dt:
|
12/30/2008
|
Publication #:
|
|
Pub Dt:
|
04/30/2009
| | | | |
Title:
|
NON-VOLATILE MULTILEVEL MEMORY CELL PROGRAMMING
|
|
|
Patent #:
|
|
Issue Dt:
|
12/11/2012
|
Application #:
|
12346363
|
Filing Dt:
|
12/30/2008
|
Title:
|
METHOD OF FABRICATING A CHARGE TRAP NAND FLASH MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/10/2011
|
Application #:
|
12346472
|
Filing Dt:
|
12/30/2008
|
Title:
|
DYNAMIC POLARIZATION FOR REDUCING STRESS INDUCED LEAKAGE CURRENT
|
|
|
Patent #:
|
|
Issue Dt:
|
04/19/2011
|
Application #:
|
12346542
|
Filing Dt:
|
12/30/2008
|
Publication #:
|
|
Pub Dt:
|
07/01/2010
| | | | |
Title:
|
VARIABLE MEMORY REFRESH DEVICES AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/12/2011
|
Application #:
|
12346564
|
Filing Dt:
|
12/30/2008
|
Publication #:
|
|
Pub Dt:
|
07/01/2010
| | | | |
Title:
|
GENERATING A FULL RAIL SIGNAL
|
|
|
Patent #:
|
|
Issue Dt:
|
06/21/2011
|
Application #:
|
12346566
|
Filing Dt:
|
12/30/2008
|
Publication #:
|
|
Pub Dt:
|
06/04/2009
| | | | |
Title:
|
FLEXIBLE COLUMN DIE INTERCONNECTS AND STRUCTURES INCLUDING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2012
|
Application #:
|
12347403
|
Filing Dt:
|
12/31/2008
|
Publication #:
|
|
Pub Dt:
|
07/01/2010
| | | | |
Title:
|
SYSTEMS, METHODS, AND DEVICES FOR CONFIGURING A DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/21/2012
|
Application #:
|
12347510
|
Filing Dt:
|
12/31/2008
|
Title:
|
ENHANCED THROUGHPUT FOR SERIAL FLASH MEMORY, INCLUDING STREAMING MODE OPERATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/19/2013
|
Application #:
|
12347623
|
Filing Dt:
|
12/31/2008
|
Title:
|
EXTENDED ADDRESS MODE FOR SERIAL FLASH MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
08/07/2012
|
Application #:
|
12347721
|
Filing Dt:
|
12/31/2008
|
Publication #:
|
|
Pub Dt:
|
07/01/2010
| | | | |
Title:
|
METHOD OF HIGH ASPECT RATIO PLUG FILL
|
|
|
Patent #:
|
|
Issue Dt:
|
01/01/2013
|
Application #:
|
12347738
|
Filing Dt:
|
12/31/2008
|
Publication #:
|
|
Pub Dt:
|
07/01/2010
| | | | |
Title:
|
MULTI-DIE BUILDING BLOCK FOR STACKED-DIE PACKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/27/2010
|
Application #:
|
12347786
|
Filing Dt:
|
12/31/2008
|
Title:
|
METHOD FOR PATTERNING A PHOTO-RESIST IN AN IMMERSION LITHOGRAPHY PROCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/04/2017
|
Application #:
|
12347935
|
Filing Dt:
|
12/31/2008
|
Publication #:
|
|
Pub Dt:
|
07/01/2010
| | | | |
Title:
|
RECOVERY FOR NON-VOLATILE MEMORY AFTER POWER LOSS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/04/2012
|
Application #:
|
12347962
|
Filing Dt:
|
12/31/2008
|
Title:
|
METHOD AND APPARATUS FOR AN ALWAYS OPEN WRITE-ONLY REGISTER BASED MEMORY MAPPED OVERLAY INTERFACE FOR A NONVOLATILE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
06/26/2012
|
Application #:
|
12348737
|
Filing Dt:
|
01/05/2009
|
Publication #:
|
|
Pub Dt:
|
07/08/2010
| | | | |
Title:
|
SEMICONDUCTOR DEVICES INCLUDING DUAL GATE STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/11/2011
|
Application #:
|
12349133
|
Filing Dt:
|
01/06/2009
|
Publication #:
|
|
Pub Dt:
|
06/18/2009
| | | | |
Title:
|
ENHANCED MULTI-BIT NON-VOLATILE MEMORY DEVICE WITH RESONANT TUNNEL BARRIER
|
|
|
Patent #:
|
|
Issue Dt:
|
12/08/2009
|
Application #:
|
12349185
|
Filing Dt:
|
01/06/2009
|
Publication #:
|
|
Pub Dt:
|
05/14/2009
| | | | |
Title:
|
ERASE OPERATION IN A FLASH DRIVE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
10/02/2012
|
Application #:
|
12350132
|
Filing Dt:
|
01/07/2009
|
Publication #:
|
|
Pub Dt:
|
07/08/2010
| | | | |
Title:
|
PATTERN-RECOGNITION PROCESSOR WITH MATCHING-DATA REPORTING MODULE
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12350136
|
Filing Dt:
|
01/07/2009
|
Publication #:
|
|
Pub Dt:
|
07/08/2010
| | | | |
Title:
|
Buses for Pattern-Recognition Processors
|
|
|
Patent #:
|
|
Issue Dt:
|
07/03/2012
|
Application #:
|
12350142
|
Filing Dt:
|
01/07/2009
|
Publication #:
|
|
Pub Dt:
|
07/08/2010
| | | | |
Title:
|
METHOD AND SYSTEMS FOR POWER CONSUMPTION MANAGEMENT OF A PATTERN-RECOGNITION PROCESSOR
|
|
|
Patent #:
|
|
Issue Dt:
|
04/02/2013
|
Application #:
|
12350686
|
Filing Dt:
|
01/08/2009
|
Publication #:
|
|
Pub Dt:
|
07/08/2010
| | | | |
Title:
|
MEMORY SYSTEM CONTROLLER TO MANAGE WEAR LEVELING ACROSS A PLURALITY OF STORAGE NODES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/24/2012
|
Application #:
|
12350789
|
Filing Dt:
|
01/08/2009
|
Publication #:
|
|
Pub Dt:
|
07/08/2010
| | | | |
Title:
|
METHODS OF REMOVING PARTICLES FROM OVER SEMICONDUCTOR SUBSTRATES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/08/2014
|
Application #:
|
12350831
|
Filing Dt:
|
01/08/2009
|
Publication #:
|
|
Pub Dt:
|
07/08/2010
| | | | |
Title:
|
OVER-LIMIT ELECTRICAL CONDITION PROTECTION CIRCUITS FOR INTEGRATED CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/28/2011
|
Application #:
|
12351099
|
Filing Dt:
|
01/09/2009
|
Publication #:
|
|
Pub Dt:
|
07/15/2010
| | | | |
Title:
|
MEMORY CELLS, METHODS OF FORMING DIELECTRIC MATERIALS, AND METHODS OF FORMING MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/13/2011
|
Application #:
|
12351206
|
Filing Dt:
|
01/09/2009
|
Publication #:
|
|
Pub Dt:
|
07/15/2010
| | | | |
Title:
|
MEMORY CONTROLLER HAVING FRONT END AND BACK END CHANNELS FOR MODIFYING COMMANDS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/22/2012
|
Application #:
|
12351556
|
Filing Dt:
|
01/09/2009
|
Publication #:
|
|
Pub Dt:
|
07/15/2010
| | | | |
Title:
|
TRI-STATE DRIVER CIRCUITS HAVING AUTOMATIC HIGH-IMPEDANCE ENABLING
|
|
|
Patent #:
|
|
Issue Dt:
|
03/18/2014
|
Application #:
|
12352033
|
Filing Dt:
|
01/12/2009
|
Publication #:
|
|
Pub Dt:
|
05/14/2009
| | | | |
Title:
|
SYSTEMS AND METHODS FOR PLASMA PROCESSING OF MICROFEATURE WORKPIECES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/05/2011
|
Application #:
|
12352147
|
Filing Dt:
|
01/12/2009
|
Publication #:
|
|
Pub Dt:
|
05/07/2009
| | | | |
Title:
|
METHODS AND APPARATUSES RELATING TO AUTOMATIC CELL THRESHOLD VOLTAGE MEASUREMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
10/04/2011
|
Application #:
|
12352283
|
Filing Dt:
|
01/12/2009
|
Publication #:
|
|
Pub Dt:
|
05/21/2009
| | | | |
Title:
|
MICROELECTRONIC DEVICE PACKAGES, STACKED MICROELECTRONIC DEVICE PACKAGES, AND METHODS FOR MANUFACTURING MICROELECTRONIC DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/23/2014
|
Application #:
|
12352311
|
Filing Dt:
|
01/12/2009
|
Publication #:
|
|
Pub Dt:
|
07/22/2010
| | | | |
Title:
|
DEVICES, SYSTEMS, AND METHODS FOR COMMUNICATING PATTERN MATCHING RESULTS OF A PARALLEL PATTERN SEARCH ENGINE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/07/2011
|
Application #:
|
12352364
|
Filing Dt:
|
01/12/2009
|
Publication #:
|
|
Pub Dt:
|
07/15/2010
| | | | |
Title:
|
MEMORY CELL HAVING NONMAGNETIC FILAMENT CONTACT AND METHODS OF OPERATING AND FABRICATING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
10/04/2011
|
Application #:
|
12352381
|
Filing Dt:
|
01/12/2009
|
Publication #:
|
|
Pub Dt:
|
07/15/2010
| | | | |
Title:
|
SYSTEMS AND METHODS FOR MONITORING A MEMORY SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
06/04/2013
|
Application #:
|
12352402
|
Filing Dt:
|
01/12/2009
|
Publication #:
|
|
Pub Dt:
|
07/15/2010
| | | | |
Title:
|
MEMORY CELL HAVING DIELECTRIC MEMORY ELEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
09/30/2014
|
Application #:
|
12352499
|
Filing Dt:
|
01/12/2009
|
Publication #:
|
|
Pub Dt:
|
05/21/2009
| | | | |
Title:
|
ADAPTIVE COMMUNICATION INTERFACE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/16/2010
|
Application #:
|
12352775
|
Filing Dt:
|
01/13/2009
|
Publication #:
|
|
Pub Dt:
|
06/11/2009
| | | | |
Title:
|
SYSTEMS AND METHODS FOR FORMING METAL OXIDE LAYERS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/21/2012
|
Application #:
|
12353592
|
Filing Dt:
|
01/14/2009
|
Publication #:
|
|
Pub Dt:
|
06/18/2009
| | | | |
Title:
|
DRAM WITH NANOFIN TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/19/2011
|
Application #:
|
12353661
|
Filing Dt:
|
01/14/2009
|
Publication #:
|
|
Pub Dt:
|
07/15/2010
| | | | |
Title:
|
MEMORY BANK SIGNAL COUPLING BUFFER AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
02/04/2014
|
Application #:
|
12353773
|
Filing Dt:
|
01/14/2009
|
Publication #:
|
|
Pub Dt:
|
07/15/2010
| | | | |
Title:
|
COMPUTER MODULES WITH SMALL THICKNESSES AND ASSOCIATED METHODS OF MANUFACTURING
|
|
|
Patent #:
|
|
Issue Dt:
|
08/21/2012
|
Application #:
|
12353878
|
Filing Dt:
|
01/14/2009
|
Publication #:
|
|
Pub Dt:
|
07/15/2010
| | | | |
Title:
|
METHOD FOR DETECTING FLASH PROGRAM FAILURES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/07/2012
|
Application #:
|
12354059
|
Filing Dt:
|
01/15/2009
|
Publication #:
|
|
Pub Dt:
|
05/14/2009
| | | | |
Title:
|
ASSEMBLIES AND MULTI-CHIP MODULES INCLUDING STACKED SEMICONDUCTOR DICE HAVING CENTRALLY LOCATED, WIRE BONDED BOND PADS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/11/2010
|
Application #:
|
12354975
|
Filing Dt:
|
01/16/2009
|
Publication #:
|
|
Pub Dt:
|
05/14/2009
| | | | |
Title:
|
MEMORY VOLTAGE CYCLE ADJUSTMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
09/28/2010
|
Application #:
|
12355121
|
Filing Dt:
|
01/16/2009
|
Publication #:
|
|
Pub Dt:
|
05/21/2009
| | | | |
Title:
|
METHOD AND SYSTEM FOR LOCAL MEMORY ADDRESSING IN SINGLE INSTRUCTION, MULTIPLE DATA COMPUTER SYSTEM
|
|