|
|
Patent #:
|
|
Issue Dt:
|
05/22/2012
|
Application #:
|
12402933
|
Filing Dt:
|
03/12/2009
|
Publication #:
|
|
Pub Dt:
|
09/16/2010
| | | | |
Title:
|
METHODS AND APPARATUS FOR HIGH DYNAMIC OPERATION OF A PIXEL CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
08/31/2010
|
Application #:
|
12405574
|
Filing Dt:
|
03/17/2009
|
Publication #:
|
|
Pub Dt:
|
07/09/2009
| | | | |
Title:
|
METHOD FOR FORMING MEMORY CELL AND DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/07/2010
|
Application #:
|
12406532
|
Filing Dt:
|
03/18/2009
|
Publication #:
|
|
Pub Dt:
|
07/16/2009
| | | | |
Title:
|
INTEGRATED CIRCUIT INSULATORS AND RELATED METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/04/2011
|
Application #:
|
12407510
|
Filing Dt:
|
03/19/2009
|
Publication #:
|
|
Pub Dt:
|
07/16/2009
| | | | |
Title:
|
REPRODUCIBLE RESISTANCE VARIABLE INSULATING MEMORY DEVICES HAVING A SHAPED BOTTOM ELECTRODE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/22/2011
|
Application #:
|
12407615
|
Filing Dt:
|
03/19/2009
|
Publication #:
|
|
Pub Dt:
|
10/15/2009
| | | | |
Title:
|
MEMORY ARRAY WITH ULTRA-THIN ETCHED PILLAR SURROUND GATE ACCESS TRANSISTORS AND BURIED DATA/BIT LINES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/23/2010
|
Application #:
|
12408420
|
Filing Dt:
|
03/20/2009
|
Publication #:
|
|
Pub Dt:
|
09/03/2009
| | | | |
Title:
|
PHASE CHANGE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
09/13/2011
|
Application #:
|
12408906
|
Filing Dt:
|
03/23/2009
|
Publication #:
|
|
Pub Dt:
|
09/23/2010
| | | | |
Title:
|
CONFIGURABLE BANDWIDTH MEMORY DEVICES AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/02/2011
|
Application #:
|
12408920
|
Filing Dt:
|
03/23/2009
|
Publication #:
|
|
Pub Dt:
|
07/09/2009
| | | | |
Title:
|
METHODS FOR FORMING RHODIUM-BASED CHARGE TRAPS AND APPARATUS INCLUDING RHODIUM-BASED CHARGE TRAPS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/15/2011
|
Application #:
|
12408930
|
Filing Dt:
|
03/23/2009
|
Publication #:
|
|
Pub Dt:
|
09/23/2010
| | | | |
Title:
|
CLOCK DISTRIBUTION NETWORK
|
|
|
Patent #:
|
|
Issue Dt:
|
05/10/2011
|
Application #:
|
12409076
|
Filing Dt:
|
03/23/2009
|
Publication #:
|
|
Pub Dt:
|
09/23/2010
| | | | |
Title:
|
DRAM UNIT CELLS, CAPACITORS, METHODS OF FORMING DRAM UNIT CELLS, AND METHODS OF FORMING CAPACITORS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/10/2011
|
Application #:
|
12409305
|
Filing Dt:
|
03/23/2009
|
Publication #:
|
|
Pub Dt:
|
07/16/2009
| | | | |
Title:
|
INTERCONNECT STRUCTURES WITH BOND-PADS AND METHODS OF FORMING BUMP SITES ON BOND-PADS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2012
|
Application #:
|
12409308
|
Filing Dt:
|
03/23/2009
|
Publication #:
|
|
Pub Dt:
|
09/23/2010
| | | | |
Title:
|
METHODS OF FORMING PATTERNS ON SUBSTRATES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/19/2010
|
Application #:
|
12409740
|
Filing Dt:
|
03/24/2009
|
Publication #:
|
|
Pub Dt:
|
07/16/2009
| | | | |
Title:
|
METHOD FOR ACCESSING IN READING, WRITING AND PROGRAMMING TO A NAND NON-VOLATILE MEMORY ELECTRONIC DEVICE MONOLITHICALLY INTEGRATED ON SEMICONDUCTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
05/25/2010
|
Application #:
|
12409902
|
Filing Dt:
|
03/24/2009
|
Title:
|
METHODS OF FORMING COPPER-COMPRISING CONDUCTIVE LINES IN THE FABRICATION OF INTEGRATED CIRCUITRY
|
|
|
Patent #:
|
|
Issue Dt:
|
10/09/2012
|
Application #:
|
12409906
|
Filing Dt:
|
03/24/2009
|
Publication #:
|
|
Pub Dt:
|
07/16/2009
| | | | |
Title:
|
MOLYBDENUM-DOPED INDIUM OXIDE STRUCTURES AND METHODS
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12410005
|
Filing Dt:
|
03/24/2009
|
Publication #:
|
|
Pub Dt:
|
09/30/2010
| | | | |
Title:
|
SOLID STATE DRIVES AND METHODS OF OPERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
08/03/2010
|
Application #:
|
12410179
|
Filing Dt:
|
03/24/2009
|
Publication #:
|
|
Pub Dt:
|
07/16/2009
| | | | |
Title:
|
INTEGRATED CIRCUITRY
|
|
|
Patent #:
|
|
Issue Dt:
|
04/03/2012
|
Application #:
|
12410207
|
Filing Dt:
|
03/24/2009
|
Publication #:
|
|
Pub Dt:
|
09/30/2010
| | | | |
Title:
|
DEVICES AND SYSTEMS RELATING TO A MEMORY CELL HAVING A FLOATING BODY
|
|
|
Patent #:
|
|
Issue Dt:
|
08/21/2012
|
Application #:
|
12410288
|
Filing Dt:
|
03/24/2009
|
Publication #:
|
|
Pub Dt:
|
09/30/2010
| | | | |
Title:
|
APPARATUS AND METHOD FOR BUFFERED WRITE COMMANDS IN A MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
05/24/2011
|
Application #:
|
12410343
|
Filing Dt:
|
03/24/2009
|
Publication #:
|
|
Pub Dt:
|
09/30/2010
| | | | |
Title:
|
SEMICONDUCTOR DEVICES AND METHODS FOR FORMING PATTERNED RADIATION BLOCKING ON A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/21/2010
|
Application #:
|
12410545
|
Filing Dt:
|
03/25/2009
|
Publication #:
|
|
Pub Dt:
|
07/16/2009
| | | | |
Title:
|
LOCAL COARSE DELAY UNITS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/11/2011
|
Application #:
|
12410696
|
Filing Dt:
|
03/25/2009
|
Publication #:
|
|
Pub Dt:
|
09/30/2010
| | | | |
Title:
|
ERASE CYCLE COUNTER USAGE IN A MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/04/2014
|
Application #:
|
12410704
|
Filing Dt:
|
03/25/2009
|
Publication #:
|
|
Pub Dt:
|
10/08/2009
| | | | |
Title:
|
QUEUE PROCESSING METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
06/07/2011
|
Application #:
|
12410906
|
Filing Dt:
|
03/25/2009
|
Publication #:
|
|
Pub Dt:
|
07/16/2009
| | | | |
Title:
|
OUTPUT DRIVER ROBUST TO DATA DEPENDENT NOISE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/02/2011
|
Application #:
|
12410984
|
Filing Dt:
|
03/25/2009
|
Publication #:
|
|
Pub Dt:
|
07/16/2009
| | | | |
Title:
|
METHODS AND TOOLS FOR CONTROLLING THE REMOVAL OF MATERIAL FROM MICROFEATURE WORKPIECES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/19/2015
|
Application #:
|
12411453
|
Filing Dt:
|
03/26/2009
|
Publication #:
|
|
Pub Dt:
|
09/30/2010
| | | | |
Title:
|
Password Accessible Microelectronic Memory
|
|
|
Patent #:
|
|
Issue Dt:
|
06/16/2015
|
Application #:
|
12411784
|
Filing Dt:
|
03/26/2009
|
Title:
|
Enabling A Secure Boot From Non-Volatile Memory
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2012
|
Application #:
|
12411974
|
Filing Dt:
|
03/26/2009
|
Publication #:
|
|
Pub Dt:
|
10/01/2009
| | | | |
Title:
|
MULTIPORT MEMORY AND INFORMATION PROCESSING SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
05/28/2013
|
Application #:
|
12412026
|
Filing Dt:
|
03/26/2009
|
Publication #:
|
|
Pub Dt:
|
09/30/2010
| | | | |
Title:
|
METHOD AND APPARATUS PROVIDING COMBINED SPACER AND OPTICAL LENS ELEMENT
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12412829
|
Filing Dt:
|
03/27/2009
|
Publication #:
|
|
Pub Dt:
|
09/30/2010
| | | | |
Title:
|
CONTROL SIGNAL OUTPUT PIN TO INDICATE MEMORY INTERFACE CONTROL FLOW
|
|
|
Patent #:
|
|
Issue Dt:
|
11/16/2010
|
Application #:
|
12412906
|
Filing Dt:
|
03/27/2009
|
Publication #:
|
|
Pub Dt:
|
09/10/2009
| | | | |
Title:
|
METHOD OF FABRICATING SEMICONDUCTOR COMPONENTS WITH THROUGH INTERCONNECTS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/20/2013
|
Application #:
|
12415973
|
Filing Dt:
|
03/31/2009
|
Title:
|
MEMORY DEVICES HAVING DATA FLOW PIPELINING
|
|
|
Patent #:
|
|
Issue Dt:
|
08/07/2012
|
Application #:
|
12415991
|
Filing Dt:
|
03/31/2009
|
Publication #:
|
|
Pub Dt:
|
09/30/2010
| | | | |
Title:
|
HIERARCHICAL MEMORY ARCHITECTURE TO CONNECT MASS STORAGE DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/05/2013
|
Application #:
|
12416000
|
Filing Dt:
|
03/31/2009
|
Publication #:
|
|
Pub Dt:
|
09/30/2010
| | | | |
Title:
|
HIERARCHICAL MEMORY ARCHITECTURE USING A CONCENTRATOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/27/2013
|
Application #:
|
12416022
|
Filing Dt:
|
03/31/2009
|
Publication #:
|
|
Pub Dt:
|
09/30/2010
| | | | |
Title:
|
HIERARCHICAL MEMORY ARCHITECTURE WITH A PHASE-CHANGE MEMORY (PCM) CONTENT ADDRESSABLE MEMORY (CAM)
|
|
|
Patent #:
|
|
Issue Dt:
|
05/22/2012
|
Application #:
|
12416094
|
Filing Dt:
|
03/31/2009
|
Publication #:
|
|
Pub Dt:
|
09/30/2010
| | | | |
Title:
|
HIGH RATE SELECTIVE POLYMER GROWTH ON A SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/22/2011
|
Application #:
|
12416609
|
Filing Dt:
|
04/01/2009
|
Publication #:
|
|
Pub Dt:
|
10/07/2010
| | | | |
Title:
|
MICROELECTRONIC DEVICE WAFERS AND METHODS OF MANUFACTURING
|
|
|
Patent #:
|
|
Issue Dt:
|
06/28/2011
|
Application #:
|
12416761
|
Filing Dt:
|
04/01/2009
|
Publication #:
|
|
Pub Dt:
|
10/07/2010
| | | | |
Title:
|
WRITE COMMAND AND WRITE DATA TIMING CIRCUIT AND METHODS FOR TIMING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
11/02/2010
|
Application #:
|
12416822
|
Filing Dt:
|
04/01/2009
|
Publication #:
|
|
Pub Dt:
|
10/07/2010
| | | | |
Title:
|
CLOCK JITTER COMPENSATED CLOCK CIRCUITS AND METHODS FOR GENERATING JITTER COMPENSATED CLOCK SIGNALS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/17/2011
|
Application #:
|
12417038
|
Filing Dt:
|
04/02/2009
|
Publication #:
|
|
Pub Dt:
|
10/07/2010
| | | | |
Title:
|
METHODS OF SEMICONDUCTOR PROCESSING INVOLVING FORMING DOPED POLYSILICON ON UNDOPED POLYSILICON
|
|
|
Patent #:
|
|
Issue Dt:
|
05/03/2011
|
Application #:
|
12417128
|
Filing Dt:
|
04/02/2009
|
Publication #:
|
|
Pub Dt:
|
08/20/2009
| | | | |
Title:
|
VERTICAL WRAP-AROUND-GATE FIELD-EFFECT-TRANSISTOR FOR HIGH DENSITY, LOW VOLTAGE LOGIC AND MEMORY ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
07/24/2012
|
Application #:
|
12417390
|
Filing Dt:
|
04/02/2009
|
Publication #:
|
|
Pub Dt:
|
10/07/2010
| | | | |
Title:
|
EXTENDED SINGLE-BIT ERROR CORRECTION AND MULTIPLE-BIT ERROR DETECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/04/2011
|
Application #:
|
12419014
|
Filing Dt:
|
04/06/2009
|
Publication #:
|
|
Pub Dt:
|
08/06/2009
| | | | |
Title:
|
METHODS OF FORMING DRAM MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/09/2010
|
Application #:
|
12419029
|
Filing Dt:
|
04/06/2009
|
Publication #:
|
|
Pub Dt:
|
07/30/2009
| | | | |
Title:
|
MICROELECTRONIC DEVICES AND METHODS FOR FORMING INTERCONNECTS IN MICROELECTRONIC DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/14/2010
|
Application #:
|
12419208
|
Filing Dt:
|
04/06/2009
|
Publication #:
|
|
Pub Dt:
|
08/06/2009
| | | | |
Title:
|
SELECTIVE EPITAXY VERTICAL INTEGRATED CIRCUIT COMPONENTS AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/19/2011
|
Application #:
|
12419658
|
Filing Dt:
|
04/07/2009
|
Publication #:
|
|
Pub Dt:
|
10/07/2010
| | | | |
Title:
|
METHODS, DEVICES, AND SYSTEMS RELATING TO MEMORY CELLS HAVING A FLOATING BODY
|
|
|
Patent #:
|
|
Issue Dt:
|
10/01/2013
|
Application #:
|
12419744
|
Filing Dt:
|
04/07/2009
|
Publication #:
|
|
Pub Dt:
|
10/07/2010
| | | | |
Title:
|
PHOTOLITHOGRAPHY SYSTEMS AND ASSOCIATED METHODS OF SELECTIVE DIE EXPOSURE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/10/2012
|
Application #:
|
12419807
|
Filing Dt:
|
04/07/2009
|
Publication #:
|
|
Pub Dt:
|
10/07/2010
| | | | |
Title:
|
METHODS OF FORMING TRANSISTOR GATE CONSTRUCTIONS, METHODS OF FORMING NAND TRANSISTOR GATE CONSTRUCTIONS, AND METHODS FORMING DRAM TRANSISTOR GATE CONSTRUCTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/28/2010
|
Application #:
|
12420613
|
Filing Dt:
|
04/08/2009
|
Publication #:
|
|
Pub Dt:
|
10/14/2010
| | | | |
Title:
|
METHODS OF FORMING A PLURALITY OF CAPACITORS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/08/2011
|
Application #:
|
12421093
|
Filing Dt:
|
04/09/2009
|
Publication #:
|
|
Pub Dt:
|
10/14/2010
| | | | |
Title:
|
MEMORY CONTROLLERS, MEMORY SYSTEMS, SOLID STATE DRIVES AND METHODS FOR PROCESSING A NUMBER OF COMMANDS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/10/2011
|
Application #:
|
12421916
|
Filing Dt:
|
04/10/2009
|
Publication #:
|
|
Pub Dt:
|
10/14/2010
| | | | |
Title:
|
STRONTIUM RUTHENIUM OXIDE INTERFACE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/09/2010
|
Application #:
|
12421950
|
Filing Dt:
|
04/10/2009
|
Publication #:
|
|
Pub Dt:
|
07/30/2009
| | | | |
Title:
|
CAPACITORLESS DRAM ON BULK SILICON
|
|
|
Patent #:
|
|
Issue Dt:
|
08/03/2010
|
Application #:
|
12422580
|
Filing Dt:
|
04/13/2009
|
Publication #:
|
|
Pub Dt:
|
08/13/2009
| | | | |
Title:
|
COMBINED VOLATILE AND NON-VOLATILE MEMORY DEVICE WITH GRADED COMPOSITION INSULATOR STACK
|
|
|
Patent #:
|
|
Issue Dt:
|
12/13/2011
|
Application #:
|
12423226
|
Filing Dt:
|
04/14/2009
|
Publication #:
|
|
Pub Dt:
|
10/14/2010
| | | | |
Title:
|
METHOD FOR WRITING TO AND ERASING A NON-VOLATILE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
10/25/2011
|
Application #:
|
12424392
|
Filing Dt:
|
04/15/2009
|
Publication #:
|
|
Pub Dt:
|
08/13/2009
| | | | |
Title:
|
TRANSISTORS, SEMICONDUCTOR DEVICES, ASSEMBLIES AND CONSTRUCTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/03/2012
|
Application #:
|
12424411
|
Filing Dt:
|
04/15/2009
|
Publication #:
|
|
Pub Dt:
|
10/21/2010
| | | | |
Title:
|
METHODS OF FORMING A TELLURIUM ALKOXIDE AND METHODS OF FORMING A MIXED HALIDE-ALKOXIDE OF TELLURIUM
|
|
|
Patent #:
|
|
Issue Dt:
|
01/03/2012
|
Application #:
|
12424455
|
Filing Dt:
|
04/15/2009
|
Publication #:
|
|
Pub Dt:
|
08/06/2009
| | | | |
Title:
|
TRANSISTOR GATE FORMING METHODS AND INTEGRATED CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/29/2012
|
Application #:
|
12424726
|
Filing Dt:
|
04/16/2009
|
Publication #:
|
|
Pub Dt:
|
10/21/2010
| | | | |
Title:
|
METHODS FOR FABRICATING SEMICONDUCTOR COMPONENTS USING THINNING AND BACK SIDE LASER PROCESSING
|
|
|
Patent #:
|
|
Issue Dt:
|
12/04/2012
|
Application #:
|
12424766
|
Filing Dt:
|
04/16/2009
|
Publication #:
|
|
Pub Dt:
|
10/21/2010
| | | | |
Title:
|
DATA RECOVERY IN A SOLID STATE STORAGE SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
02/05/2013
|
Application #:
|
12425139
|
Filing Dt:
|
04/16/2009
|
Publication #:
|
|
Pub Dt:
|
10/21/2010
| | | | |
Title:
|
MULTIPLE-LEVEL MEMORY CELLS AND ERROR DETECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
02/08/2011
|
Application #:
|
12425771
|
Filing Dt:
|
04/17/2009
|
Publication #:
|
|
Pub Dt:
|
08/13/2009
| | | | |
Title:
|
IMAGING DEVICES HAVING A LAYER OF PIXEL COMPONENT MATERIAL WITH DISCRETE CONSTRUCTS FOR OPERATING ELECTRICAL PIXEL COMPONENTS AND METHODS OF FORMING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
01/25/2011
|
Application #:
|
12425867
|
Filing Dt:
|
04/17/2009
|
Publication #:
|
|
Pub Dt:
|
08/13/2009
| | | | |
Title:
|
NON-VOLATILE MEMORY WITH ERROR DETECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
08/10/2010
|
Application #:
|
12426662
|
Filing Dt:
|
04/20/2009
|
Publication #:
|
|
Pub Dt:
|
08/13/2009
| | | | |
Title:
|
DIRECT LOGICAL BLOCK ADDRESSING FLASH MEMORY MASS STORAGE ARCHITECTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/14/2010
|
Application #:
|
12426689
|
Filing Dt:
|
04/20/2009
|
Publication #:
|
|
Pub Dt:
|
08/20/2009
| | | | |
Title:
|
NON-VOLATILE ONE TIME PROGRAMMABLE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
06/14/2011
|
Application #:
|
12427461
|
Filing Dt:
|
04/21/2009
|
Publication #:
|
|
Pub Dt:
|
08/13/2009
| | | | |
Title:
|
REPAIRABLE BLOCK REDUNDANCY SCHEME
|
|
|
Patent #:
|
|
Issue Dt:
|
11/27/2012
|
Application #:
|
12427706
|
Filing Dt:
|
04/21/2009
|
Publication #:
|
|
Pub Dt:
|
10/21/2010
| | | | |
Title:
|
NON-VOLATILE MEMORY WITH EXTENDED ERROR CORRECTION PROTECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
09/14/2010
|
Application #:
|
12428332
|
Filing Dt:
|
04/22/2009
|
Publication #:
|
|
Pub Dt:
|
08/13/2009
| | | | |
Title:
|
OUTPUT BUFFER AND METHOD HAVING A SUPPLY VOLTAGE INSENSITIVE SLEW RATE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/23/2013
|
Application #:
|
12429109
|
Filing Dt:
|
04/23/2009
|
Publication #:
|
|
Pub Dt:
|
10/28/2010
| | | | |
Title:
|
RAPID THERMAL PROCESSING SYSTEMS AND METHODS FOR TREATING MICROELECTRONIC SUBSTRATES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/29/2011
|
Application #:
|
12430282
|
Filing Dt:
|
04/27/2009
|
Publication #:
|
|
Pub Dt:
|
10/28/2010
| | | | |
Title:
|
METHODS FOR PROGRAMMING A MEMORY DEVICE AND MEMORY DEVICES USING INHIBIT VOLTAGES THAT ARE LESS THAN A SUPPLY VOLTAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/19/2013
|
Application #:
|
12430480
|
Filing Dt:
|
04/27/2009
|
Publication #:
|
|
Pub Dt:
|
10/29/2009
| | | | |
Title:
|
METHOD OF PROCESSING DATA PACKETS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/11/2011
|
Application #:
|
12431181
|
Filing Dt:
|
04/28/2009
|
Publication #:
|
|
Pub Dt:
|
08/20/2009
| | | | |
Title:
|
NOVEL TRANSMISSION LINES FOR CMOS INTEGRATED CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/14/2010
|
Application #:
|
12431491
|
Filing Dt:
|
04/28/2009
|
Publication #:
|
|
Pub Dt:
|
08/20/2009
| | | | |
Title:
|
SEMICONDUCTOR CONSTRUCTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/04/2011
|
Application #:
|
12431519
|
Filing Dt:
|
04/28/2009
|
Publication #:
|
|
Pub Dt:
|
10/28/2010
| | | | |
Title:
|
ACHROMATIC LENS STRUCTURE, METHOD OF FABRICATION, AND IMAGING DEVICES AND SYSTEMS USING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
07/05/2011
|
Application #:
|
12432267
|
Filing Dt:
|
04/29/2009
|
Publication #:
|
|
Pub Dt:
|
08/20/2009
| | | | |
Title:
|
CONTROL OF A VARIABLE DELAY LINE USING LINE ENTRY POINT TO MODIFY LINE POWER SUPPLY VOLTAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/08/2013
|
Application #:
|
12432497
|
Filing Dt:
|
04/29/2009
|
Publication #:
|
|
Pub Dt:
|
09/24/2009
| | | | |
Title:
|
METHODS OF FORMING LINES OF CAPACITORLESS ONE TRANSISTOR DRAM CELLS, METHODS OF PATTERNING SUBSTRATES, AND METHODS OF FORMING TWO CONDUCTIVE LINES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/21/2012
|
Application #:
|
12432610
|
Filing Dt:
|
04/29/2009
|
Publication #:
|
|
Pub Dt:
|
11/04/2010
| | | | |
Title:
|
CONFIGURABLE MULTI-PORT MEMORY DEVICES AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/10/2010
|
Application #:
|
12433225
|
Filing Dt:
|
04/30/2009
|
Publication #:
|
|
Pub Dt:
|
09/10/2009
| | | | |
Title:
|
LINEAR DISTRIBUTED PIXEL DIFFERENTIAL AMPLIFIER HAVING MIRRORED INPUTS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/04/2014
|
Application #:
|
12434371
|
Filing Dt:
|
05/01/2009
|
Publication #:
|
|
Pub Dt:
|
08/27/2009
| | | | |
Title:
|
MEMORY SYSTEM WITH USER CONFIGURABLE DENSITY/PERFORMANCE OPTION
|
|
|
Patent #:
|
|
Issue Dt:
|
08/09/2011
|
Application #:
|
12434600
|
Filing Dt:
|
05/01/2009
|
Title:
|
METHOD AND APPARATUSES FOR MANAGING DOUBLE DATA RATE IN NON-VOLATILE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
02/07/2012
|
Application #:
|
12434882
|
Filing Dt:
|
05/04/2009
|
Publication #:
|
|
Pub Dt:
|
08/27/2009
| | | | |
Title:
|
METHOD FOR INCREASING ETCH RATE DURING DEEP SILICON DRY ETCH
|
|
|
Patent #:
|
|
Issue Dt:
|
03/29/2011
|
Application #:
|
12434912
|
Filing Dt:
|
05/04/2009
|
Publication #:
|
|
Pub Dt:
|
08/27/2009
| | | | |
Title:
|
RELAXED-PITCH METHOD OF ALIGNING ACTIVE AREA TO DIGIT LINE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/19/2010
|
Application #:
|
12435206
|
Filing Dt:
|
05/04/2009
|
Publication #:
|
|
Pub Dt:
|
09/03/2009
| | | | |
Title:
|
MEMORY DEVICE INTERNAL PARAMETER RELIABILITY
|
|
|
Patent #:
|
|
Issue Dt:
|
07/17/2012
|
Application #:
|
12435986
|
Filing Dt:
|
05/05/2009
|
Title:
|
METHOD AND APPARATUS FOR PREVENTING FOREGROUND ERASE OPERATIONS IN ELECTRICALLY WRITABLE MEMORY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/03/2012
|
Application #:
|
12436003
|
Filing Dt:
|
05/05/2009
|
Publication #:
|
|
Pub Dt:
|
08/27/2009
| | | | |
Title:
|
QUANTIZING CIRCUITS WITH VARIABLE PARAMETERS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/02/2011
|
Application #:
|
12436262
|
Filing Dt:
|
05/06/2009
|
Publication #:
|
|
Pub Dt:
|
11/11/2010
| | | | |
Title:
|
METHODS OF FORMING A PLURALITY OF CONDUCTIVE LINES IN THE FABRICATION OF INTEGRATED CIRCUITRY, METHODS OF FORMING AN ARRAY OF CONDUCTIVE LINES, AND INTEGRATED CIRCUITRY
|
|
|
Patent #:
|
|
Issue Dt:
|
08/28/2012
|
Application #:
|
12436282
|
Filing Dt:
|
05/06/2009
|
Publication #:
|
|
Pub Dt:
|
09/03/2009
| | | | |
Title:
|
ELECTROSTATIC DISCHARGE (ESD) PROTECTION CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
03/28/2017
|
Application #:
|
12436683
|
Filing Dt:
|
05/06/2009
|
Publication #:
|
|
Pub Dt:
|
11/11/2010
| | | | |
Title:
|
REFERENCE VOLTAGE CIRCUITS AND ON-DIE TERMINATION CIRCUITS, METHODS FOR UPDATING THE SAME, AND METHODS FOR TRACKING SUPPLY, TEMPERATURE, AND/OR PROCESS VARIATION
|
|
|
Patent #:
|
|
Issue Dt:
|
09/14/2010
|
Application #:
|
12436936
|
Filing Dt:
|
05/07/2009
|
Publication #:
|
|
Pub Dt:
|
08/27/2009
| | | | |
Title:
|
METHODS OF DEPOSITING MATERIALS OVER SUBSTRATES, AND METHODS OF FORMING LAYERS OVER SUBSTRATES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/17/2012
|
Application #:
|
12436955
|
Filing Dt:
|
05/07/2009
|
Publication #:
|
|
Pub Dt:
|
11/11/2010
| | | | |
Title:
|
MULTIPLE LEVEL PROGRAM VERIFY IN A MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/23/2011
|
Application #:
|
12437175
|
Filing Dt:
|
05/07/2009
|
Publication #:
|
|
Pub Dt:
|
08/27/2009
| | | | |
Title:
|
ISOLATION CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
02/01/2011
|
Application #:
|
12437201
|
Filing Dt:
|
05/07/2009
|
Publication #:
|
|
Pub Dt:
|
08/27/2009
| | | | |
Title:
|
METHOD FOR SUBSTANTIALLY UNINTERRUPTED CACHE READOUT
|
|
|
Patent #:
|
|
Issue Dt:
|
10/08/2013
|
Application #:
|
12442392
|
Filing Dt:
|
02/22/2010
|
Publication #:
|
|
Pub Dt:
|
07/01/2010
| | | | |
Title:
|
PHASE CHANGE MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/17/2011
|
Application #:
|
12453652
|
Filing Dt:
|
05/18/2009
|
Publication #:
|
|
Pub Dt:
|
11/26/2009
| | | | |
Title:
|
DUTY CORRECTION CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
11/09/2010
|
Application #:
|
12457962
|
Filing Dt:
|
06/26/2009
|
Publication #:
|
|
Pub Dt:
|
10/29/2009
| | | | |
Title:
|
SEMICONDUCTOR MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/12/2012
|
Application #:
|
12463329
|
Filing Dt:
|
05/08/2009
|
Title:
|
SIGNAL SHIFTING TO ALLOW INDEPENDENT CONTROL OF IDENTICAL STACKED MEMORY MODULES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/28/2012
|
Application #:
|
12463619
|
Filing Dt:
|
05/11/2009
|
Publication #:
|
|
Pub Dt:
|
09/03/2009
| | | | |
Title:
|
LOCALIZED COMPRESSIVE STRAINED SEMICONDUCTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
08/31/2010
|
Application #:
|
12463685
|
Filing Dt:
|
05/11/2009
|
Publication #:
|
|
Pub Dt:
|
09/03/2009
| | | | |
Title:
|
OPERATIONAL TRANSCONDUCTANCE AMPLIFIER (OTA)
|
|
|
Patent #:
|
|
Issue Dt:
|
09/04/2012
|
Application #:
|
12464011
|
Filing Dt:
|
05/11/2009
|
Title:
|
PHASE-CHANGE MEMORY TEMPERATURE SENSITIVE DETECTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
05/08/2012
|
Application #:
|
12464036
|
Filing Dt:
|
05/11/2009
|
Publication #:
|
|
Pub Dt:
|
11/11/2010
| | | | |
Title:
|
DEDICATED INTERFACE TO FACTORY PROGRAM PHASE-CHANGE MEMORIES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/06/2012
|
Application #:
|
12464386
|
Filing Dt:
|
05/12/2009
|
Publication #:
|
|
Pub Dt:
|
09/10/2009
| | | | |
Title:
|
SYSTEM AND METHOD FOR HIDDEN-REFRESH RATE MODIFICATION
|
|