|
|
Patent #:
|
|
Issue Dt:
|
04/22/2008
|
Application #:
|
11166138
|
Filing Dt:
|
06/24/2005
|
Publication #:
|
|
Pub Dt:
|
12/28/2006
| | | | |
Title:
|
METHOD OF MAKING A METAL GATE SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/20/2008
|
Application #:
|
11168579
|
Filing Dt:
|
06/28/2005
|
Publication #:
|
|
Pub Dt:
|
12/28/2006
| | | | |
Title:
|
MIM CAPACITOR IN A SEMICONDUCTOR DEVICE AND METHOD THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
01/30/2007
|
Application #:
|
11168593
|
Filing Dt:
|
06/28/2005
|
Publication #:
|
|
Pub Dt:
|
01/05/2006
| | | | |
Title:
|
INTEGRATED CIRCUIT WELL BIAS CIRCUITRY
|
|
|
Patent #:
|
|
Issue Dt:
|
06/30/2009
|
Application #:
|
11169951
|
Filing Dt:
|
06/28/2005
|
Publication #:
|
|
Pub Dt:
|
12/28/2006
| | | | |
Title:
|
ANTIFUSE ELEMENT AND METHOD OF MANUFACTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/05/2009
|
Application #:
|
11169962
|
Filing Dt:
|
06/28/2005
|
Publication #:
|
|
Pub Dt:
|
12/28/2006
| | | | |
Title:
|
TUNABLE ANTIFUSE ELEMENT AND METHOD OF MANUFACTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/11/2007
|
Application #:
|
11170398
|
Filing Dt:
|
06/29/2005
|
Publication #:
|
|
Pub Dt:
|
01/11/2007
| | | | |
Title:
|
CASCADABLE LEVEL SHIFTER CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
01/02/2007
|
Application #:
|
11170444
|
Filing Dt:
|
06/29/2005
|
Publication #:
|
|
Pub Dt:
|
01/04/2007
| | | | |
Title:
|
SOURCE SIDE INJECTION STORAGE DEVICE AND METHOD THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
05/27/2008
|
Application #:
|
11170446
|
Filing Dt:
|
06/29/2005
|
Publication #:
|
|
Pub Dt:
|
01/04/2007
| | | | |
Title:
|
SOURCE SIDE INJECTION STORAGE DEVICE WITH CONTROL GATES ADJACENT TO SHARED SOURCE/DRAIN AND METHOD THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
04/29/2008
|
Application #:
|
11172728
|
Filing Dt:
|
07/01/2005
|
Publication #:
|
|
Pub Dt:
|
01/04/2007
| | | | |
Title:
|
SEMICONDUCTOR FABRICATION PROCESS FOR INTEGRATING FORMATION OF EMBEDDED NONVOLATILE STORAGE DEVICE WITH FORMATION OF MULTIPLE TRANSISTOR DEVICE TYPES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/02/2007
|
Application #:
|
11179685
|
Filing Dt:
|
07/11/2005
|
Publication #:
|
|
Pub Dt:
|
01/11/2007
| | | | |
Title:
|
METHOD OF MANUFACTURING A PASSIVE INTEGRATED MATCHING NETWORK FOR POWER AMPLIFIERS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/08/2010
|
Application #:
|
11181169
|
Filing Dt:
|
07/14/2005
|
Publication #:
|
|
Pub Dt:
|
01/18/2007
| | | | |
Title:
|
CR-CAPPED CHROMELESS PHASE LITHOGRAPHY
|
|
|
Patent #:
|
|
Issue Dt:
|
12/18/2007
|
Application #:
|
11182597
|
Filing Dt:
|
07/14/2005
|
Publication #:
|
|
Pub Dt:
|
01/19/2006
| | | | |
Title:
|
METHOD OF MANUFACTURING A SEMICONDUCTOR COMPONENT
|
|
|
Patent #:
|
|
Issue Dt:
|
10/23/2007
|
Application #:
|
11188582
|
Filing Dt:
|
07/25/2005
|
Publication #:
|
|
Pub Dt:
|
01/25/2007
| | | | |
Title:
|
NONVOLATILE STORAGE ARRAY WITH CONTINUOUS CONTROL GATE EMPLOYING HOT CARRIER INJECTION PROGRAMMING
|
|
|
Patent #:
|
|
Issue Dt:
|
01/05/2010
|
Application #:
|
11188588
|
Filing Dt:
|
07/25/2005
|
Publication #:
|
|
Pub Dt:
|
01/25/2007
| | | | |
Title:
|
ELECTRONIC DEVICE INCLUDING GATE LINES, BIT LINES, OR A COMBINATION THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
08/28/2007
|
Application #:
|
11188898
|
Filing Dt:
|
07/25/2005
|
Publication #:
|
|
Pub Dt:
|
01/25/2007
| | | | |
Title:
|
PROCESS FOR OPERATING AN ELECTRONIC DEVICE INCLUDING A MEMORY ARRAY AND CONDUCTIVE LINES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/01/2009
|
Application #:
|
11188999
|
Filing Dt:
|
07/25/2005
|
Publication #:
|
|
Pub Dt:
|
01/25/2007
| | | | |
Title:
|
ELECTRONIC DEVICE INCLUDING DISCONTINUOUS STORAGE ELEMENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/01/2008
|
Application #:
|
11189587
|
Filing Dt:
|
07/25/2005
|
Publication #:
|
|
Pub Dt:
|
01/25/2007
| | | | |
Title:
|
SEMICONDUCTOR DEVICES AND METHOD OF FABRICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/21/2008
|
Application #:
|
11191687
|
Filing Dt:
|
07/27/2005
|
Publication #:
|
|
Pub Dt:
|
02/01/2007
| | | | |
Title:
|
POWER AMPLIFIER WITH VSWR DETECTION AND CORRECTION FEATURE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/08/2008
|
Application #:
|
11192525
|
Filing Dt:
|
07/29/2005
|
Publication #:
|
|
Pub Dt:
|
02/01/2007
| | | | |
Title:
|
PACKAGED INTEGRATED CIRCUIT WITH ENHANCED THERMAL DISSIPATION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/23/2007
|
Application #:
|
11192956
|
Filing Dt:
|
07/29/2005
|
Publication #:
|
|
Pub Dt:
|
02/01/2007
| | | | |
Title:
|
MULTIPORT SINGLE TRANSISTOR BIT CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
06/09/2009
|
Application #:
|
11192968
|
Filing Dt:
|
07/29/2005
|
Publication #:
|
|
Pub Dt:
|
02/01/2007
| | | | |
Title:
|
DIFFUSION BARRIER FOR NICKEL SILICIDES IN A SEMICONDUCTOR FABRICATION PROCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/24/2009
|
Application #:
|
11193926
|
Filing Dt:
|
07/29/2005
|
Publication #:
|
|
Pub Dt:
|
02/01/2007
| | | | |
Title:
|
FABRICATION OF THREE DIMENSIONAL INTEGRATED CIRCUIT EMPLOYING MULTIPLE DIE PANELS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/03/2007
|
Application #:
|
11195510
|
Filing Dt:
|
08/02/2005
|
Publication #:
|
|
Pub Dt:
|
02/08/2007
| | | | |
Title:
|
METHOD FOR FORMING UNIAXIALLY STRAINED DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/17/2012
|
Application #:
|
11195908
|
Filing Dt:
|
08/03/2005
|
Publication #:
|
|
Pub Dt:
|
02/08/2007
| | | | |
Title:
|
DATA SIGNAL SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
08/04/2009
|
Application #:
|
11197103
|
Filing Dt:
|
08/04/2005
|
Publication #:
|
|
Pub Dt:
|
02/08/2007
| | | | |
Title:
|
CLOCK TREE ADJUSTABLE BUFFER
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2012
|
Application #:
|
11199560
|
Filing Dt:
|
08/08/2005
|
Publication #:
|
|
Pub Dt:
|
02/08/2007
| | | | |
Title:
|
CONTROLLING INPUT AND OUTPUT IN A MULTI-MODE WIRELESS PROCESSING SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
06/08/2010
|
Application #:
|
11199577
|
Filing Dt:
|
08/08/2005
|
Publication #:
|
|
Pub Dt:
|
02/08/2007
| | | | |
Title:
|
FAST FOURIER TRANSFORM (FFT) ARCHITECTURE IN A MULTI-MODE WIRELESS PROCESSING SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
02/27/2007
|
Application #:
|
11203935
|
Filing Dt:
|
08/15/2005
|
Publication #:
|
|
Pub Dt:
|
12/08/2005
| | | | |
Title:
|
METHOD OF ACCESSING MEMORY VIA MULTIPLE SLAVE PORTS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/15/2013
|
Application #:
|
11205419
|
Filing Dt:
|
08/17/2005
|
Publication #:
|
|
Pub Dt:
|
02/22/2007
| | | | |
Title:
|
MANAGEMENT OF SECURITY FEATURES IN A COMMUNICATION NETWORK
|
|
|
Patent #:
|
|
Issue Dt:
|
10/14/2008
|
Application #:
|
11208670
|
Filing Dt:
|
08/22/2005
|
Publication #:
|
|
Pub Dt:
|
02/22/2007
| | | | |
Title:
|
METHOD FOR FORMING FLOATING GATES WITHIN NVM PROCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/17/2007
|
Application #:
|
11209117
|
Filing Dt:
|
08/22/2005
|
Publication #:
|
|
Pub Dt:
|
02/22/2007
| | | | |
Title:
|
DIGITALLY PROGRAMMABLE CAPACITOR ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
03/11/2008
|
Application #:
|
11209294
|
Filing Dt:
|
08/23/2005
|
Publication #:
|
|
Pub Dt:
|
03/15/2007
| | | | |
Title:
|
NONVOLATILE MEMORY CELL PROGRAMMING
|
|
|
Patent #:
|
|
Issue Dt:
|
09/07/2010
|
Application #:
|
11213069
|
Filing Dt:
|
08/25/2005
|
Publication #:
|
|
Pub Dt:
|
03/01/2007
| | | | |
Title:
|
SEMICONDUCTOR DEVICES EMPLOYING POLY-FILLED TRENCHES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/26/2006
|
Application #:
|
11215374
|
Filing Dt:
|
08/26/2005
|
Publication #:
|
|
Pub Dt:
|
12/29/2005
| | | | |
Title:
|
SEMICONDUCTOR DEVICE WITH MAGNETICALLY PERMEABLE HEAT SINK
|
|
|
Patent #:
|
|
Issue Dt:
|
12/05/2006
|
Application #:
|
11215888
|
Filing Dt:
|
08/30/2005
|
Title:
|
RADIATION SHIELDED MODULE AND METHOD OF SHIELDING MICROELECTRONIC DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/06/2008
|
Application #:
|
11217577
|
Filing Dt:
|
08/31/2005
|
Publication #:
|
|
Pub Dt:
|
03/01/2007
| | | | |
Title:
|
POLYNOMIAL GENERATION METHOD FOR CIRCUIT MODELING
|
|
|
Patent #:
|
|
Issue Dt:
|
01/02/2007
|
Application #:
|
11218135
|
Filing Dt:
|
09/01/2005
|
Title:
|
MEMORY WITH ROBUST DATA SENSING AND METHOD FOR SENSING DATA
|
|
|
Patent #:
|
|
Issue Dt:
|
05/19/2009
|
Application #:
|
11221375
|
Filing Dt:
|
09/06/2005
|
Publication #:
|
|
Pub Dt:
|
03/08/2007
| | | | |
Title:
|
GROOVED PLATEN WITH CHANNELS OR PATHWAY TO AMBIENT AIR
|
|
|
Patent #:
|
|
Issue Dt:
|
04/21/2009
|
Application #:
|
11221376
|
Filing Dt:
|
09/06/2005
|
Publication #:
|
|
Pub Dt:
|
03/08/2007
| | | | |
Title:
|
PLATEN ENDPOINT WINDOW WITH PRESSURE RELIEF
|
|
|
Patent #:
|
|
Issue Dt:
|
05/26/2009
|
Application #:
|
11222543
|
Filing Dt:
|
09/09/2005
|
Publication #:
|
|
Pub Dt:
|
03/15/2007
| | | | |
Title:
|
BINARY STREAM SWITCHING CONTROLLED MODULUS DIVIDER FOR FRACTIONAL FREQUENCY SYNTHESIS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/02/2007
|
Application #:
|
11222545
|
Filing Dt:
|
09/08/2005
|
Publication #:
|
|
Pub Dt:
|
03/08/2007
| | | | |
Title:
|
METHOD AND APPARATUS FOR PROTECTING RF POWER AMPLIFIERS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/13/2010
|
Application #:
|
11226040
|
Filing Dt:
|
09/14/2005
|
Publication #:
|
|
Pub Dt:
|
03/15/2007
| | | | |
Title:
|
FLOATING POINT NORMALIZATION AND DENORMALIZATION
|
|
|
Patent #:
|
|
Issue Dt:
|
11/04/2008
|
Application #:
|
11226826
|
Filing Dt:
|
09/14/2005
|
Publication #:
|
|
Pub Dt:
|
03/15/2007
| | | | |
Title:
|
SEMICONDUCTOR FABRICATION PROCESS INCLUDING SILICIDE STRINGER REMOVAL PROCESSING
|
|
|
Patent #:
|
|
Issue Dt:
|
10/07/2008
|
Application #:
|
11236185
|
Filing Dt:
|
09/27/2005
|
Publication #:
|
|
Pub Dt:
|
03/29/2007
| | | | |
Title:
|
III-V COMPOUND SEMICONDUCTOR HETEROSTRUCTURE MOSFET DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/30/2008
|
Application #:
|
11236186
|
Filing Dt:
|
09/27/2005
|
Publication #:
|
|
Pub Dt:
|
03/29/2007
| | | | |
Title:
|
PROCESS OF MAKING A III-V COMPOUND SEMICONDUCTOR HETEROSTRUCTURE MOSFET
|
|
|
Patent #:
|
|
Issue Dt:
|
03/17/2009
|
Application #:
|
11238657
|
Filing Dt:
|
09/28/2005
|
Publication #:
|
|
Pub Dt:
|
03/29/2007
| | | | |
Title:
|
LINEAR VOLTAGE CONTROLLED VARIABLE ATTENUATOR WITH LINEAR DB/V GAIN SLOPE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/28/2008
|
Application #:
|
11239749
|
Filing Dt:
|
09/30/2005
|
Publication #:
|
|
Pub Dt:
|
02/09/2006
| | | | |
Title:
|
METHOD OF FORMING AN OXIDE LAYER ON A COMPOUND SEMICONDUCTOR STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/13/2008
|
Application #:
|
11240241
|
Filing Dt:
|
09/30/2005
|
Publication #:
|
|
Pub Dt:
|
10/04/2007
| | | | |
Title:
|
LATERALLY GROWN NANOTUBES AND METHOD OF FORMATION
|
|
|
Patent #:
|
|
Issue Dt:
|
04/29/2008
|
Application #:
|
11240242
|
Filing Dt:
|
09/30/2005
|
Publication #:
|
|
Pub Dt:
|
04/05/2007
| | | | |
Title:
|
METHOD OF MAKING A MULTI-BIT NON-VOLATILE MEMORY (NVM) CELL AND STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/04/2007
|
Application #:
|
11240243
|
Filing Dt:
|
09/30/2005
|
Publication #:
|
|
Pub Dt:
|
04/05/2007
| | | | |
Title:
|
MULTIPLE FIN FORMATION
|
|
|
Patent #:
|
|
Issue Dt:
|
07/10/2007
|
Application #:
|
11244516
|
Filing Dt:
|
10/06/2005
|
Publication #:
|
|
Pub Dt:
|
04/12/2007
| | | | |
Title:
|
SEMICONDUCTOR DEVICE HAVING NANO-PILLARS AND METHOD THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
08/18/2009
|
Application #:
|
11247479
|
Filing Dt:
|
10/11/2005
|
Publication #:
|
|
Pub Dt:
|
04/12/2007
| | | | |
Title:
|
PROGRAMMABLE FUSE WITH SILICON GERMANIUM
|
|
|
Patent #:
|
|
Issue Dt:
|
09/05/2006
|
Application #:
|
11247480
|
Filing Dt:
|
10/11/2005
|
Publication #:
|
|
Pub Dt:
|
04/20/2006
| | | | |
Title:
|
INTEGRATED FAULT DETECTOR CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
05/08/2007
|
Application #:
|
11250993
|
Filing Dt:
|
10/14/2005
|
Publication #:
|
|
Pub Dt:
|
04/19/2007
| | | | |
Title:
|
SIGNAL CONVERTERS WITH MULTIPLE GATE DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/14/2007
|
Application #:
|
11251467
|
Filing Dt:
|
10/14/2005
|
Publication #:
|
|
Pub Dt:
|
04/19/2007
| | | | |
Title:
|
VOLTAGE CONTROLLED OSCILLATOR HAVING DIGITALLY CONTROLLED PHASE ADJUSTMENT AND METHOD THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
04/19/2011
|
Application #:
|
11252525
|
Filing Dt:
|
10/18/2005
|
Publication #:
|
|
Pub Dt:
|
04/19/2007
| | | | |
Title:
|
AGC FOR NARROWBAND RECEIVERS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/25/2007
|
Application #:
|
11257706
|
Filing Dt:
|
10/25/2005
|
Publication #:
|
|
Pub Dt:
|
04/26/2007
| | | | |
Title:
|
DESIGN-FOR-TEST CIRCUIT FOR LOW PIN COUNT DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/30/2008
|
Application #:
|
11257783
|
Filing Dt:
|
10/24/2005
|
Publication #:
|
|
Pub Dt:
|
04/26/2007
| | | | |
Title:
|
SEMICONDUCTOR STRUCTURE AND METHOD OF MANUFACTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/04/2008
|
Application #:
|
11257784
|
Filing Dt:
|
10/24/2005
|
Publication #:
|
|
Pub Dt:
|
04/26/2007
| | | | |
Title:
|
SEMICONDUCTOR STRUCTURE AND METHOD OF ASSEMBLY
|
|
|
Patent #:
|
|
Issue Dt:
|
10/07/2008
|
Application #:
|
11257822
|
Filing Dt:
|
10/24/2005
|
Publication #:
|
|
Pub Dt:
|
04/26/2007
| | | | |
Title:
|
PLASTIC PACKAGED DEVICE WITH DIE INTERFACE LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
02/23/2010
|
Application #:
|
11257932
|
Filing Dt:
|
10/25/2005
|
Publication #:
|
|
Pub Dt:
|
04/26/2007
| | | | |
Title:
|
SYSTEM AND METHOD FOR MEMORY ARRAY ACCESS WITH FAST ADDRESS DECODER
|
|
|
Patent #:
|
|
Issue Dt:
|
11/18/2008
|
Application #:
|
11257972
|
Filing Dt:
|
10/25/2005
|
Publication #:
|
|
Pub Dt:
|
04/26/2007
| | | | |
Title:
|
MULTIPLE DEVICE TYPES INCLUDING AN INVERTED-T CHANNEL TRANSISTOR AND METHOD THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
08/20/2013
|
Application #:
|
11257973
|
Filing Dt:
|
10/25/2005
|
Publication #:
|
|
Pub Dt:
|
04/26/2007
| | | | |
Title:
|
METHOD OF MAKING AN INVERTED-T CHANNEL TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
08/21/2007
|
Application #:
|
11258745
|
Filing Dt:
|
10/26/2005
|
Publication #:
|
|
Pub Dt:
|
04/26/2007
| | | | |
Title:
|
NON-VOLATILE MEMORY CELL ARRAY FOR IMPROVED DATA RETENTION AND METHOD OF OPERATING THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
05/05/2009
|
Application #:
|
11258777
|
Filing Dt:
|
10/26/2005
|
Publication #:
|
|
Pub Dt:
|
04/26/2007
| | | | |
Title:
|
METHODS OF GENERATING PLANAR DOUBLE GATE TRANSISTOR SHAPES AND DATA PROCESSING SYSTEM READABLE MEDIA TO PERFORM THE METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/17/2009
|
Application #:
|
11258987
|
Filing Dt:
|
10/26/2005
|
Publication #:
|
|
Pub Dt:
|
04/26/2007
| | | | |
Title:
|
METHODS OF GENERATING PLANAR DOUBLE GATE TRANSISTOR SHAPES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/10/2009
|
Application #:
|
11260849
|
Filing Dt:
|
10/26/2005
|
Publication #:
|
|
Pub Dt:
|
04/26/2007
| | | | |
Title:
|
SEMICONDUCTOR STRUCTURE WITH REDUCED GATE DOPING AND METHODS FOR FORMING THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
08/16/2011
|
Application #:
|
11261480
|
Filing Dt:
|
10/31/2005
|
Publication #:
|
|
Pub Dt:
|
05/03/2007
| | | | |
Title:
|
DATA SCAN MECHANISM
|
|
|
Patent #:
|
|
Issue Dt:
|
08/31/2010
|
Application #:
|
11262057
|
Filing Dt:
|
10/28/2005
|
Publication #:
|
|
Pub Dt:
|
05/03/2007
| | | | |
Title:
|
ELECTRONIC ASSEMBLY HAVING GRADED WIRE BONDING
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11262171
|
Filing Dt:
|
10/28/2005
|
Publication #:
|
|
Pub Dt:
|
05/03/2007
| | | | |
Title:
|
System and method for decoupled precomputation prefetching
|
|
|
Patent #:
|
|
Issue Dt:
|
08/28/2007
|
Application #:
|
11263089
|
Filing Dt:
|
10/31/2005
|
Publication #:
|
|
Pub Dt:
|
05/03/2007
| | | | |
Title:
|
METHOD AND APPARATUS FOR TESTING A SEMICONDUCTOR STRUCTURE HAVING TOP-SIDE AND BOTTOM-SIDE CONNECTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/09/2007
|
Application #:
|
11263440
|
Filing Dt:
|
10/31/2005
|
Publication #:
|
|
Pub Dt:
|
05/03/2007
| | | | |
Title:
|
METHOD FOR FORMING MULTI-LAYER BUMPS ON A SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/02/2007
|
Application #:
|
11264068
|
Filing Dt:
|
10/31/2005
|
Publication #:
|
|
Pub Dt:
|
05/03/2007
| | | | |
Title:
|
SEMICONDUCTOR DEVICE AND METHOD FOR FORMING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
09/22/2009
|
Application #:
|
11264557
|
Filing Dt:
|
11/01/2005
|
Publication #:
|
|
Pub Dt:
|
05/03/2007
| | | | |
Title:
|
ELECTROSTATIC DISCHARGE (ESD) PROTECTION CIRCUIT FOR MULTIPLE POWER DOMAIN INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
02/17/2009
|
Application #:
|
11267442
|
Filing Dt:
|
11/04/2005
|
Publication #:
|
|
Pub Dt:
|
05/10/2007
| | | | |
Title:
|
NANOCRYSTAL BITCELL PROCESS INTEGRATION FOR HIGH DENSITY APPLICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
02/21/2012
|
Application #:
|
11267537
|
Filing Dt:
|
11/04/2005
|
Publication #:
|
|
Pub Dt:
|
05/10/2007
| | | | |
Title:
|
DETECTING A DATA FRAME
|
|
|
Patent #:
|
|
Issue Dt:
|
05/05/2009
|
Application #:
|
11267975
|
Filing Dt:
|
11/07/2005
|
Publication #:
|
|
Pub Dt:
|
05/10/2007
| | | | |
Title:
|
FINE PITCH INTERCONNECT AND METHOD OF MAKING
|
|
|
Patent #:
|
|
Issue Dt:
|
05/27/2008
|
Application #:
|
11267983
|
Filing Dt:
|
11/07/2005
|
Publication #:
|
|
Pub Dt:
|
03/16/2006
| | | | |
Title:
|
METHOD OF PATTERNING PHOTORESIST ON A WAFER USING A REFLECTIVE MASK WITH A MULTI-LAYER ARC
|
|
|
Patent #:
|
|
Issue Dt:
|
09/02/2008
|
Application #:
|
11269303
|
Filing Dt:
|
11/08/2005
|
Publication #:
|
|
Pub Dt:
|
05/10/2007
| | | | |
Title:
|
ELECTRONIC DEVICE INCLUDING A TRANSISTOR STRUCTURE HAVING AN ACTIVE REGION ADJACENT TO A STRESSOR LAYER AND A PROCESS FOR FORMING THE ELECTRONIC DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/25/2016
|
Application #:
|
11271693
|
Filing Dt:
|
11/10/2005
|
Publication #:
|
|
Pub Dt:
|
05/10/2007
| | | | |
Title:
|
Resource efficient video processing via prediction error computational adjustments
|
|
|
Patent #:
|
|
Issue Dt:
|
09/01/2009
|
Application #:
|
11277694
|
Filing Dt:
|
03/28/2006
|
Publication #:
|
|
Pub Dt:
|
10/18/2007
| | | | |
Title:
|
MEMORY WITH CHARGE STORAGE LOCATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/27/2008
|
Application #:
|
11278042
|
Filing Dt:
|
03/30/2006
|
Publication #:
|
|
Pub Dt:
|
10/04/2007
| | | | |
Title:
|
BARRIER FOR USE IN 3-D INTEGRATION OF CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/23/2008
|
Application #:
|
11278180
|
Filing Dt:
|
03/31/2006
|
Publication #:
|
|
Pub Dt:
|
10/11/2007
| | | | |
Title:
|
METHOD OF SEPARATING A STRUCTURE IN A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/06/2012
|
Application #:
|
11278725
|
Filing Dt:
|
04/05/2006
|
Publication #:
|
|
Pub Dt:
|
10/11/2007
| | | | |
Title:
|
DATA PROCESSING SYSTEM HAVING BIT EXACT INSTRUCTIONS AND METHODS THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
04/29/2008
|
Application #:
|
11279018
|
Filing Dt:
|
04/07/2006
|
Publication #:
|
|
Pub Dt:
|
10/11/2007
| | | | |
Title:
|
CONTENTION-FREE KEEPER CIRCUIT AND A METHOD FOR CONTENTION ELIMINATION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/18/2008
|
Application #:
|
11290300
|
Filing Dt:
|
11/30/2005
|
Publication #:
|
|
Pub Dt:
|
05/31/2007
| | | | |
Title:
|
METHOD FOR PACKAGING A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/17/2009
|
Application #:
|
11290320
|
Filing Dt:
|
11/30/2005
|
Publication #:
|
|
Pub Dt:
|
05/31/2007
| | | | |
Title:
|
PLASMA TREATMENT OF A SEMICONDUCTOR SURFACE FOR ENHANCED NUCLEATION OF A METAL-CONTAINING LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
10/14/2008
|
Application #:
|
11290368
|
Filing Dt:
|
11/30/2005
|
Publication #:
|
|
Pub Dt:
|
05/31/2007
| | | | |
Title:
|
METHOD AND PROGRAM PRODUCT FOR PROTECTING INFORMATION IN EDA TOOL DESIGN VIEWS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/16/2007
|
Application #:
|
11297103
|
Filing Dt:
|
12/07/2005
|
Publication #:
|
|
Pub Dt:
|
06/07/2007
| | | | |
Title:
|
METHOD OF MAKING EXPOSED PAD BALL GRID ARRAY PACKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/22/2008
|
Application #:
|
11297884
|
Filing Dt:
|
12/09/2005
|
Publication #:
|
|
Pub Dt:
|
06/14/2007
| | | | |
Title:
|
OSCILLATOR CIRCUIT WITH HIGH PASS FILTER AND LOW PASDS FILTER IN OUTPUT STAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/03/2006
|
Application #:
|
11300075
|
Filing Dt:
|
12/14/2005
|
Publication #:
|
|
Pub Dt:
|
06/22/2006
| | | | |
Title:
|
SURGE CURRENT PREVENTION CIRCUIT AND DC POWER SUPPLY
|
|
|
Patent #:
|
|
Issue Dt:
|
03/04/2008
|
Application #:
|
11300076
|
Filing Dt:
|
12/14/2005
|
Publication #:
|
|
Pub Dt:
|
06/22/2006
| | | | |
Title:
|
OVERCURRENT PROTECTION CIRCUIT AND DC POWER SUPPLY
|
|
|
Patent #:
|
|
Issue Dt:
|
03/16/2010
|
Application #:
|
11300077
|
Filing Dt:
|
12/14/2005
|
Publication #:
|
|
Pub Dt:
|
06/14/2007
| | | | |
Title:
|
BACK-GATED SEMICONDUCTOR DEVICE WITH A STORAGE LAYER AND METHODS FOR FORMING THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
03/31/2009
|
Application #:
|
11300091
|
Filing Dt:
|
12/14/2005
|
Publication #:
|
|
Pub Dt:
|
06/14/2007
| | | | |
Title:
|
SEMICONDUCTOR DEVICE HAVING STRESSORS AND METHOD FOR FORMING
|
|
|
Patent #:
|
|
Issue Dt:
|
02/26/2008
|
Application #:
|
11300710
|
Filing Dt:
|
12/14/2005
|
Publication #:
|
|
Pub Dt:
|
06/14/2007
| | | | |
Title:
|
ESD PROTECTION FOR PASSIVE INTEGRATED DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/23/2010
|
Application #:
|
11302007
|
Filing Dt:
|
12/09/2005
|
Publication #:
|
|
Pub Dt:
|
06/14/2007
| | | | |
Title:
|
ELECTRONIC APPARATUS INTERCONNECT ROUTING AND INTERCONNECT ROUTING METHOD FOR MINIMIZING PARASITIC RESISTANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/22/2010
|
Application #:
|
11302769
|
Filing Dt:
|
12/14/2005
|
Publication #:
|
|
Pub Dt:
|
06/14/2007
| | | | |
Title:
|
METHOD OF FORMING A SEMICONDUCTOR DEVICE HAVING DUMMY FEATURES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/24/2009
|
Application #:
|
11302937
|
Filing Dt:
|
12/14/2005
|
Publication #:
|
|
Pub Dt:
|
06/14/2007
| | | | |
Title:
|
FLOATING GATE NON-VOLATILE MEMORY AND METHOD THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
12/15/2009
|
Application #:
|
11303234
|
Filing Dt:
|
12/16/2005
|
Publication #:
|
|
Pub Dt:
|
06/21/2007
| | | | |
Title:
|
METHOD FOR DETERMINING TEMPERATURE PROFILE IN SEMICONDUCTOR MANUFACTURING TEST
|
|
|
Patent #:
|
|
Issue Dt:
|
06/28/2011
|
Application #:
|
11311587
|
Filing Dt:
|
12/16/2005
|
Publication #:
|
|
Pub Dt:
|
07/12/2007
| | | | |
Title:
|
TRANSISTOR WITH IMMERSED CONTACTS AND METHODS OF FORMING THEREOF
|
|