|
|
Patent #:
|
|
Issue Dt:
|
12/29/2015
|
Application #:
|
13937389
|
Filing Dt:
|
07/09/2013
|
Publication #:
|
|
Pub Dt:
|
01/15/2015
| | | | |
Title:
|
ANTI-VIRAL COMPILER
|
|
|
Patent #:
|
|
Issue Dt:
|
03/10/2015
|
Application #:
|
13937622
|
Filing Dt:
|
07/09/2013
|
Publication #:
|
|
Pub Dt:
|
01/15/2015
| | | | |
Title:
|
TUNNEL FIELD-EFFECT TRANSISTORS WITH A GATE-SWING BROKEN-GAP HETEROSTRUCTURE
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13937669
|
Filing Dt:
|
07/09/2013
|
Publication #:
|
|
Pub Dt:
|
01/01/2015
| | | | |
Title:
|
USER AUTHENTICATION UTILIZING PATTERNS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/16/2016
|
Application #:
|
13938200
|
Filing Dt:
|
07/09/2013
|
Publication #:
|
|
Pub Dt:
|
01/15/2015
| | | | |
Title:
|
INSIGHT-DRIVEN AUGMENTED AUTO-COORDINATION OF MULTIPLE VIDEO STREAMS FOR CENTRALIZED PROCESSORS
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13938344
|
Filing Dt:
|
07/10/2013
|
Publication #:
|
|
Pub Dt:
|
01/15/2015
| | | | |
Title:
|
REVERSE EVENT SIGNATURE FOR IDENTIFYING HIT AND RUN VEHICLES
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13938422
|
Filing Dt:
|
07/10/2013
|
Publication #:
|
|
Pub Dt:
|
11/07/2013
| | | | |
Title:
|
METHOD FOR FORMING AN AT LEAST PARTIALLY CRYSTALLINE ALUMINA LAYER
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13938484
|
Filing Dt:
|
07/10/2013
|
Publication #:
|
|
Pub Dt:
|
01/15/2015
| | | | |
Title:
|
PREVENTING MOISTURE DAMAGE TO A DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/04/2016
|
Application #:
|
13938688
|
Filing Dt:
|
07/10/2013
|
Publication #:
|
|
Pub Dt:
|
01/15/2015
| | | | |
Title:
|
Test Probe Coated with Conductive Elastomer for Testing of Backdrilled Plated Through Holes in Printed Circuit Board Assembly
|
|
|
Patent #:
|
|
Issue Dt:
|
01/12/2016
|
Application #:
|
13939231
|
Filing Dt:
|
07/11/2013
|
Publication #:
|
|
Pub Dt:
|
01/15/2015
| | | | |
Title:
|
HIGH VOLTAGE LATERALLY DIFFUSED METAL OXIDE SEMICONDUCTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
06/16/2015
|
Application #:
|
13939353
|
Filing Dt:
|
07/11/2013
|
Publication #:
|
|
Pub Dt:
|
01/15/2015
| | | | |
Title:
|
DUAL L-SHAPED DRIFT REGIONS IN AN LDMOS DEVICE AND METHOD OF MAKING THE SAME
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13939362
|
Filing Dt:
|
07/11/2013
|
Publication #:
|
|
Pub Dt:
|
01/15/2015
| | | | |
Title:
|
ESTIMATING PATH INFORMATION IN BUSINESS PROCESS INSTANCES WHEN PATH INFORMATION INFLUENCES DECISION
|
|
|
Patent #:
|
|
Issue Dt:
|
02/18/2014
|
Application #:
|
13939527
|
Filing Dt:
|
07/11/2013
|
Publication #:
|
|
Pub Dt:
|
01/16/2014
| | | | |
Title:
|
OPTIMIZATION METHOD AND DEVICE FOR NETLIST USED IN LOGIC CIRCUIT DESIGN FOR SEMICONDUCTOR INTEGRATED CIRCUIT
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13939540
|
Filing Dt:
|
07/11/2013
|
Publication #:
|
|
Pub Dt:
|
01/15/2015
| | | | |
Title:
|
PREVENTING MOISTURE DAMAGE TO A DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/28/2015
|
Application #:
|
13939606
|
Filing Dt:
|
07/11/2013
|
Publication #:
|
|
Pub Dt:
|
01/15/2015
| | | | |
Title:
|
ELECTRONIC MODULE ASSEMBLY WITH PATTERNED ADHESIVE ARRAY
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13939665
|
Filing Dt:
|
07/11/2013
|
Publication #:
|
|
Pub Dt:
|
01/15/2015
| | | | |
Title:
|
PATTERNING FINS AND PLANAR AREAS IN SILICON
|
|
|
Patent #:
|
|
Issue Dt:
|
06/03/2014
|
Application #:
|
13939694
|
Filing Dt:
|
07/11/2013
|
Publication #:
|
|
Pub Dt:
|
11/07/2013
| | | | |
Title:
|
DUAL CONTACT TRENCH RESISTOR AND CAPACITOR IN SHALLOW TRENCH ISOLATION (STI) AND METHODS OF MANUFACTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/03/2015
|
Application #:
|
13939928
|
Filing Dt:
|
07/11/2013
|
Publication #:
|
|
Pub Dt:
|
01/15/2015
| | | | |
Title:
|
TOLERATING FAILURES USING CONCURRENCY IN A CLUSTER
|
|
|
Patent #:
|
|
Issue Dt:
|
08/04/2015
|
Application #:
|
13940013
|
Filing Dt:
|
07/11/2013
|
Publication #:
|
|
Pub Dt:
|
01/15/2015
| | | | |
Title:
|
SPECULATIVE RECOVERY USING STORAGE SNAPSHOT IN A CLUSTERED DATABASE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/03/2015
|
Application #:
|
13940056
|
Filing Dt:
|
07/11/2013
|
Publication #:
|
|
Pub Dt:
|
01/15/2015
| | | | |
Title:
|
QUEUE CREDIT MANAGEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
12/22/2015
|
Application #:
|
13940280
|
Filing Dt:
|
07/12/2013
|
Publication #:
|
|
Pub Dt:
|
01/15/2015
| | | | |
Title:
|
Partial FIN On Oxide For Improved Electrical Isolation Of Raised Active Regions
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13940461
|
Filing Dt:
|
07/12/2013
|
Publication #:
|
|
Pub Dt:
|
01/15/2015
| | | | |
Title:
|
SYSTEM AND METHOD FOR FORECASTING PRICES OF FREQUENTLY- PROMOTED RETAIL PRODUCTS
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13940492
|
Filing Dt:
|
07/12/2013
|
Publication #:
|
|
Pub Dt:
|
01/15/2015
| | | | |
Title:
|
Using Personalized URL for Advanced Login Security
|
|
|
Patent #:
|
|
Issue Dt:
|
09/22/2015
|
Application #:
|
13940757
|
Filing Dt:
|
07/12/2013
|
Publication #:
|
|
Pub Dt:
|
01/15/2015
| | | | |
Title:
|
ISOLATING A PCI HOST BRIDGE IN RESPONSE TO AN ERROR EVENT
|
|
|
Patent #:
|
|
Issue Dt:
|
11/29/2016
|
Application #:
|
13940874
|
Filing Dt:
|
07/12/2013
|
Publication #:
|
|
Pub Dt:
|
01/15/2015
| | | | |
Title:
|
MULTIPLE VIA STRUCTURE AND METHOD
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13940975
|
Filing Dt:
|
07/12/2013
|
Publication #:
|
|
Pub Dt:
|
01/15/2015
| | | | |
Title:
|
DYNAMIC MOBILE DISPLAY GEOMETRY TO ACCOMMODATE GRIP OCCLUSION
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13941124
|
Filing Dt:
|
07/12/2013
|
Publication #:
|
|
Pub Dt:
|
01/15/2015
| | | | |
Title:
|
THIN BODY FET NANOPORE SENSOR FOR SENSING AND SCREENING BIOMOLECULES
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13941714
|
Filing Dt:
|
07/15/2013
|
Publication #:
|
|
Pub Dt:
|
01/15/2015
| | | | |
Title:
|
UTILIZING GLOBAL DIGESTS CACHING IN DATA DEDUPLICATION OF WORKLOADS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/09/2016
|
Application #:
|
13941813
|
Filing Dt:
|
07/15/2013
|
Publication #:
|
|
Pub Dt:
|
01/15/2015
| | | | |
Title:
|
MERGED TAPERED FINFET
|
|
|
Patent #:
|
|
Issue Dt:
|
10/18/2016
|
Application #:
|
13941919
|
Filing Dt:
|
07/15/2013
|
Publication #:
|
|
Pub Dt:
|
01/15/2015
| | | | |
Title:
|
MANAGING QUALITY OF SERVICE FOR COMMUNICATION SESSIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/26/2016
|
Application #:
|
13942048
|
Filing Dt:
|
07/15/2013
|
Publication #:
|
|
Pub Dt:
|
01/15/2015
| | | | |
Title:
|
HIERARCHICAL CONTENT DEFINED SEGMENTATION OF DATA
|
|
|
Patent #:
|
|
Issue Dt:
|
12/30/2014
|
Application #:
|
13942227
|
Filing Dt:
|
07/15/2013
|
Publication #:
|
|
Pub Dt:
|
11/14/2013
| | | | |
Title:
|
ON-CHIP CAPACITORS IN COMBINATION WITH CMOS DEVICES ON EXTREMELY THIN SEMICONDUCTOR ON INSULATOR (ETSOI) SUBSTRATES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/24/2014
|
Application #:
|
13942942
|
Filing Dt:
|
07/16/2013
|
Publication #:
|
|
Pub Dt:
|
11/14/2013
| | | | |
Title:
|
MOSFET WITH THIN SEMICONDUCTOR CHANNEL AND EMBEDDED STRESSOR WITH ENHANCED JUNCTION ISOLATION AND METHOD OF FABRICATION
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13943075
|
Filing Dt:
|
07/16/2013
|
Publication #:
|
|
Pub Dt:
|
01/22/2015
| | | | |
Title:
|
SMART HOME ENVIRONMENT FOR SHOPPING
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13943143
|
Filing Dt:
|
07/16/2013
|
Publication #:
|
|
Pub Dt:
|
11/14/2013
| | | | |
Title:
|
FORMATION METHOD AND STRUCTURE FOR A WELL-CONTROLLED METALLIC SOURCE/DRAIN SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/14/2016
|
Application #:
|
13943295
|
Filing Dt:
|
07/16/2013
|
Publication #:
|
|
Pub Dt:
|
01/22/2015
| | | | |
Title:
|
HIVE OF SMART DATA CENTER TILES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/21/2015
|
Application #:
|
13943875
|
Filing Dt:
|
07/17/2013
|
Publication #:
|
|
Pub Dt:
|
01/22/2015
| | | | |
Title:
|
MANAGING DATA SETS OF A STORAGE SYSTEM
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13944216
|
Filing Dt:
|
07/17/2013
|
Publication #:
|
|
Pub Dt:
|
01/22/2015
| | | | |
Title:
|
GENERATING A CURRICULUM VITAE UPDATE REPORT
|
|
|
Patent #:
|
|
Issue Dt:
|
06/03/2014
|
Application #:
|
13944480
|
Filing Dt:
|
07/17/2013
|
Publication #:
|
|
Pub Dt:
|
11/21/2013
| | | | |
Title:
|
DOUBLE GATE PLANAR FIELD EFFECT TRANSISTORS
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13945076
|
Filing Dt:
|
07/18/2013
|
Publication #:
|
|
Pub Dt:
|
01/22/2015
| | | | |
Title:
|
ASYMMETRICAL REPLACEMENT METAL GATE FIELD EFFECT TRANSISTOR
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13945086
|
Filing Dt:
|
07/18/2013
|
Publication #:
|
|
Pub Dt:
|
01/22/2015
| | | | |
Title:
|
Intrinsic Channel Planar Field Effect Transistors Having Multiple Threshold Voltages
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13945095
|
Filing Dt:
|
07/18/2013
|
Publication #:
|
|
Pub Dt:
|
01/22/2015
| | | | |
Title:
|
FIN Field Effect Transistors Having Multiple Threshold Voltages
|
|
|
Patent #:
|
|
Issue Dt:
|
05/10/2016
|
Application #:
|
13945268
|
Filing Dt:
|
07/18/2013
|
Publication #:
|
|
Pub Dt:
|
01/22/2015
| | | | |
Title:
|
OPTIMAL POSITIONING OF REFLECTING OPTICAL DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/30/2017
|
Application #:
|
13945281
|
Filing Dt:
|
07/18/2013
|
Publication #:
|
|
Pub Dt:
|
01/22/2015
| | | | |
Title:
|
III-V SEMICONDUCTOR DEVICE HAVING SELF-ALIGNED CONTACTS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/08/2015
|
Application #:
|
13945295
|
Filing Dt:
|
07/18/2013
|
Publication #:
|
|
Pub Dt:
|
12/25/2014
| | | | |
Title:
|
MANUFACTURABLE SUB-3 NANOMETER PALLADIUM GAP DEVICES FOR FIXED ELECTRODE TUNNELING RECOGNITION
|
|
|
Patent #:
|
|
Issue Dt:
|
12/01/2015
|
Application #:
|
13945348
|
Filing Dt:
|
07/18/2013
|
Publication #:
|
|
Pub Dt:
|
01/22/2015
| | | | |
Title:
|
AUTOMATED NETWORK FAULT LOCATION
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13945452
|
Filing Dt:
|
07/18/2013
|
Publication #:
|
|
Pub Dt:
|
01/22/2015
| | | | |
Title:
|
BUSINESS OPPORTUNITY FORECASTING
|
|
|
Patent #:
|
|
Issue Dt:
|
11/03/2015
|
Application #:
|
13945494
|
Filing Dt:
|
07/18/2013
|
Publication #:
|
|
Pub Dt:
|
01/22/2015
| | | | |
Title:
|
MEMORY USE FOR GARBAGE COLLECTED COMPUTER ENVIRONMENTS
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13945544
|
Filing Dt:
|
07/18/2013
|
Publication #:
|
|
Pub Dt:
|
01/01/2015
| | | | |
Title:
|
CONSTRUCTING AND CALIBRATING ENTHALPY BASED PREDICTIVE MODEL FOR BUILDING ENERGY CONSUMPTION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/01/2016
|
Application #:
|
13945678
|
Filing Dt:
|
07/18/2013
|
Publication #:
|
|
Pub Dt:
|
11/21/2013
| | | | |
Title:
|
CURVILINEAR WIRING STRUCTURE TO REDUCE AREAS OF HIGH FIELD DENSITY IN AN INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
08/05/2014
|
Application #:
|
13945967
|
Filing Dt:
|
07/19/2013
|
Publication #:
|
|
Pub Dt:
|
11/14/2013
| | | | |
Title:
|
ISOLATED ZENER DIODE, AN INTEGRATED CIRCUIT INCORPORATING MULTIPLE INSTANCES OF THE ZENER DIODE, A METHOD OF FORMING THE ZENER DIODE AND A DESIGN STRUCTURE FOR THE ZENER DIODE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/24/2015
|
Application #:
|
13946259
|
Filing Dt:
|
07/19/2013
|
Publication #:
|
|
Pub Dt:
|
11/14/2013
| | | | |
Title:
|
DESIGN STRUCTURE, STRUCTURE AND METHOD OF LATCH-UP IMMUNITY FOR HIGH AND LOW VOLTAGE INTEGRATED CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/19/2016
|
Application #:
|
13946293
|
Filing Dt:
|
07/19/2013
|
Publication #:
|
|
Pub Dt:
|
11/14/2013
| | | | |
Title:
|
OPTIMIZATION PROCESS AND SYSTEM FOR A HETEROGENEOUS AD HOC NETWORK
|
|
|
Patent #:
|
|
Issue Dt:
|
12/16/2014
|
Application #:
|
13946362
|
Filing Dt:
|
07/19/2013
|
Publication #:
|
|
Pub Dt:
|
11/14/2013
| | | | |
Title:
|
SEMICONDUCTOR DEVICE INCLUDING ASYMMETRIC LIGHTLY DOPED DRAIN (LDD) REGION, RELATED METHOD AND DESIGN STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/05/2016
|
Application #:
|
13946379
|
Filing Dt:
|
07/19/2013
|
Publication #:
|
|
Pub Dt:
|
01/22/2015
| | | | |
Title:
|
BIPOLAR JUNCTION TRANSISTORS WITH AN AIR GAP IN THE SHALLOW TRENCH ISOLATION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/01/2016
|
Application #:
|
13946456
|
Filing Dt:
|
07/19/2013
|
Publication #:
|
|
Pub Dt:
|
01/22/2015
| | | | |
Title:
|
UNIFORM ROUGHNESS ON BACKSIDE OF A WAFER
|
|
|
Patent #:
|
|
Issue Dt:
|
06/16/2015
|
Application #:
|
13946527
|
Filing Dt:
|
07/19/2013
|
Publication #:
|
|
Pub Dt:
|
12/11/2014
| | | | |
Title:
|
THIN-FILM HYBRID COMPLEMENTARY CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/21/2015
|
Application #:
|
13946719
|
Filing Dt:
|
07/19/2013
|
Publication #:
|
|
Pub Dt:
|
12/25/2014
| | | | |
Title:
|
HIGH THROUGHPUT DECODING OF VARIABLE LENGTH DATA SYMBOLS
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13946978
|
Filing Dt:
|
07/19/2013
|
Publication #:
|
|
Pub Dt:
|
01/22/2015
| | | | |
Title:
|
MULTI-TOUCH MANAGEMENT FOR TOUCH SCREEN DISPLAYS
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13947155
|
Filing Dt:
|
07/22/2013
|
Publication #:
|
|
Pub Dt:
|
01/22/2015
| | | | |
Title:
|
STATISTICAL POWER ESTIMATION
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13947205
|
Filing Dt:
|
07/22/2013
|
Publication #:
|
|
Pub Dt:
|
01/22/2015
| | | | |
Title:
|
SEGMENTED THIN FILM SOLAR CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/2014
|
Application #:
|
13947224
|
Filing Dt:
|
07/22/2013
|
Publication #:
|
|
Pub Dt:
|
11/14/2013
| | | | |
Title:
|
EDGE SELECTION TECHNIQUES FOR CORRECTING CLOCK DUTY CYCLE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/08/2015
|
Application #:
|
13947316
|
Filing Dt:
|
07/22/2013
|
Publication #:
|
|
Pub Dt:
|
01/22/2015
| | | | |
Title:
|
Low Temperature Salicide for Replacement Gate Nanowires
|
|
|
Patent #:
|
|
Issue Dt:
|
10/27/2015
|
Application #:
|
13947543
|
Filing Dt:
|
07/22/2013
|
Publication #:
|
|
Pub Dt:
|
01/22/2015
| | | | |
Title:
|
ALIGNMENT OF INTEGRATED CIRCUIT CHIP STACK
|
|
|
Patent #:
|
|
Issue Dt:
|
01/14/2014
|
Application #:
|
13947664
|
Filing Dt:
|
07/22/2013
|
Publication #:
|
|
Pub Dt:
|
11/21/2013
| | | | |
Title:
|
PLL BANDWIDTH CORRECTION WITH OFFSET COMPENSATION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/06/2015
|
Application #:
|
13947670
|
Filing Dt:
|
07/22/2013
|
Publication #:
|
|
Pub Dt:
|
01/22/2015
| | | | |
Title:
|
METHODS OF FORMING SEMICONDUCTOR DEVICE WITH SELF-ALIGNED CONTACT ELEMENTS AND THE RESULTING DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/21/2015
|
Application #:
|
13947677
|
Filing Dt:
|
07/22/2013
|
Publication #:
|
|
Pub Dt:
|
11/21/2013
| | | | |
Title:
|
STRESS-GENERATING SHALLOW TRENCH ISOLATION STRUCTURE HAVING DUAL COMPOSITION
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13947717
|
Filing Dt:
|
07/22/2013
|
Publication #:
|
|
Pub Dt:
|
01/22/2015
| | | | |
Title:
|
INVISIBLE INTERFACE FOR MANAGING SECURED DATA TRANSACTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/29/2016
|
Application #:
|
13947734
|
Filing Dt:
|
07/22/2013
|
Publication #:
|
|
Pub Dt:
|
01/22/2015
| | | | |
Title:
|
INSTRUCTION SET ARCHITECTURE WITH EXTENSIBLE REGISTER ADDRESSING
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13947799
|
Filing Dt:
|
07/22/2013
|
Publication #:
|
|
Pub Dt:
|
01/22/2015
| | | | |
Title:
|
SYSTEM AND METHOD OF TEMPERATURE CONTROL
|
|
|
Patent #:
|
|
Issue Dt:
|
03/01/2016
|
Application #:
|
13947875
|
Filing Dt:
|
07/22/2013
|
Publication #:
|
|
Pub Dt:
|
01/22/2015
| | | | |
Title:
|
GENERAL PURPOSE PROCESSING UNIT WITH LOW POWER DIGITAL SIGNAL PROCESSING (DSP) MODE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/08/2014
|
Application #:
|
13947906
|
Filing Dt:
|
07/22/2013
|
Publication #:
|
|
Pub Dt:
|
11/21/2013
| | | | |
Title:
|
PARALLEL OPTICAL TRANSCEIVER MODULE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/08/2015
|
Application #:
|
13948146
|
Filing Dt:
|
07/22/2013
|
Publication #:
|
|
Pub Dt:
|
01/22/2015
| | | | |
Title:
|
OPERATING SYSTEM VIRTUALIZATION FOR HOST CHANNEL ADAPTERS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/08/2014
|
Application #:
|
13948166
|
Filing Dt:
|
07/22/2013
|
Publication #:
|
|
Pub Dt:
|
11/14/2013
| | | | |
Title:
|
THERMALLY INSULATED PHASE CHANGE MATERIAL CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/21/2015
|
Application #:
|
13948308
|
Filing Dt:
|
07/23/2013
|
Publication #:
|
|
Pub Dt:
|
01/29/2015
| | | | |
Title:
|
DEVICE FOR ATTENUATING PROPAGATION AND RECEPTION OF ELECTROMAGNETIC INTERFERENCE FOR A PCB-CHASSIS STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/13/2017
|
Application #:
|
13948487
|
Filing Dt:
|
07/23/2013
|
Publication #:
|
|
Pub Dt:
|
01/29/2015
| | | | |
Title:
|
REGULAR EXPRESSION MEMORY REGION WITH INTEGRATED REGULAR EXPRESSION ENGINE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/27/2015
|
Application #:
|
13948567
|
Filing Dt:
|
07/23/2013
|
Publication #:
|
|
Pub Dt:
|
11/21/2013
| | | | |
Title:
|
MAJORITY DOMINANT POWER SCHEME FOR REPEATED STRUCTURES AND STRUCTURES THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
07/25/2017
|
Application #:
|
13948645
|
Filing Dt:
|
07/23/2013
|
Publication #:
|
|
Pub Dt:
|
01/29/2015
| | | | |
Title:
|
LOW REFLECTION ELECTRODE FOR PHOTOVOLTAIC DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/01/2015
|
Application #:
|
13948723
|
Filing Dt:
|
07/23/2013
|
Publication #:
|
|
Pub Dt:
|
01/29/2015
| | | | |
Title:
|
RESISTIVE RANDOM ACCESS MEMORY DEVICES WITH EXTREMELY REACTIVE CONTACTS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/20/2016
|
Application #:
|
13948800
|
Filing Dt:
|
07/23/2013
|
Publication #:
|
|
Pub Dt:
|
01/29/2015
| | | | |
Title:
|
TRACKING LONG GHV IN HIGH PERFORMANCE OUT-OF-ORDER SUPERSCALAR PROCESSORS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/16/2015
|
Application #:
|
13948811
|
Filing Dt:
|
07/23/2013
|
Publication #:
|
|
Pub Dt:
|
01/29/2015
| | | | |
Title:
|
IN-SITU COMPUTING SYSTEM FAILURE AVOIDANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/24/2015
|
Application #:
|
13948912
|
Filing Dt:
|
07/23/2013
|
Publication #:
|
|
Pub Dt:
|
01/29/2015
| | | | |
Title:
|
CONTROLLING CIRCUIT VOLTAGE AND FREQUENCY BASED UPON LOCATION-DEPENDENT TEMPERATURE
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13948954
|
Filing Dt:
|
07/23/2013
|
Publication #:
|
|
Pub Dt:
|
01/29/2015
| | | | |
Title:
|
BUSINESS PROCESS EVENT MAPPING
|
|
|
Patent #:
|
|
Issue Dt:
|
09/30/2014
|
Application #:
|
13949219
|
Filing Dt:
|
07/23/2013
|
Publication #:
|
|
Pub Dt:
|
01/09/2014
| | | | |
Title:
|
COMPLEMENTARY BIPOLAR INVERTER
|
|
|
Patent #:
|
|
Issue Dt:
|
06/16/2015
|
Application #:
|
13949498
|
Filing Dt:
|
07/24/2013
|
Publication #:
|
|
Pub Dt:
|
01/29/2015
| | | | |
Title:
|
ACTIVE MATRIX USING HYBRID INTEGRATED CIRCUIT AND BIPOLAR TRANSISTOR
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13949606
|
Filing Dt:
|
07/24/2013
|
Publication #:
|
|
Pub Dt:
|
11/21/2013
| | | | |
Title:
|
SILICON ON INSULATOR COMPLEMENTARY METAL OXIDE SEMICONDUCTOR WITH AN ISOLATION FORMED AT LOW TEMPERATURE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/11/2015
|
Application #:
|
13949609
|
Filing Dt:
|
07/24/2013
|
Publication #:
|
|
Pub Dt:
|
01/29/2015
| | | | |
Title:
|
ZRAM HETEROCHANNEL MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
06/28/2016
|
Application #:
|
13949824
|
Filing Dt:
|
07/24/2013
|
Publication #:
|
|
Pub Dt:
|
01/29/2015
| | | | |
Title:
|
HETEROJUNCTION NANOPORE FOR SEQUENCING
|
|
|
Patent #:
|
|
Issue Dt:
|
08/02/2016
|
Application #:
|
13949973
|
Filing Dt:
|
07/24/2013
|
Publication #:
|
|
Pub Dt:
|
01/29/2015
| | | | |
Title:
|
III-V LASERS WITH INTEGRATED SILICON PHOTONIC CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/28/2017
|
Application #:
|
13950027
|
Filing Dt:
|
07/24/2013
|
Publication #:
|
|
Pub Dt:
|
01/29/2015
| | | | |
Title:
|
HIGH EFFICIENCY ON-CHIP 3D TRANSFORMER STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/28/2015
|
Application #:
|
13950173
|
Filing Dt:
|
07/24/2013
|
Publication #:
|
|
Pub Dt:
|
01/29/2015
| | | | |
Title:
|
FINFET STRUCTURES HAVING SILICON GERMANIUM AND SILICON CHANNELS
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13950323
|
Filing Dt:
|
07/25/2013
|
Publication #:
|
|
Pub Dt:
|
01/29/2015
| | | | |
Title:
|
NANOPARTICLES FOR MAKING SUPERCAPACITOR AND DIODE STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/10/2016
|
Application #:
|
13950538
|
Filing Dt:
|
07/25/2013
|
Publication #:
|
|
Pub Dt:
|
01/29/2015
| | | | |
Title:
|
THREE-DIMENSIONAL PROCESSING SYSTEM HAVING MULTIPLE CACHES THAT CAN BE PARTITIONED, CONJOINED, AND MANAGED ACCORDING TO MORE THAN ONE SET OF RULES AND/OR CONFIGURATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/26/2015
|
Application #:
|
13950758
|
Filing Dt:
|
07/25/2013
|
Publication #:
|
|
Pub Dt:
|
01/29/2015
| | | | |
Title:
|
III-V FET DEVICE WITH OVERLAPPED EXTENSION REGIONS USING GATE LAST
|
|
|
Patent #:
|
|
Issue Dt:
|
06/16/2015
|
Application #:
|
13950777
|
Filing Dt:
|
07/25/2013
|
Publication #:
|
|
Pub Dt:
|
11/21/2013
| | | | |
Title:
|
SELF-ALIGNED III-V MOSFET FABRICATION WITH IN-SITU III-V EPITAXY AND IN-SITU METAL EPITAXY AND CONTACT FORMATION
|
|
|
Patent #:
|
|
Issue Dt:
|
05/26/2015
|
Application #:
|
13950788
|
Filing Dt:
|
07/25/2013
|
Publication #:
|
|
Pub Dt:
|
01/29/2015
| | | | |
Title:
|
III-V DEVICE WITH OVERLAPPED EXTENSION REGIONS USING REPLACEMENT GATE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/27/2016
|
Application #:
|
13950818
|
Filing Dt:
|
07/25/2013
|
Publication #:
|
|
Pub Dt:
|
01/29/2015
| | | | |
Title:
|
MANAGING DEVICES WITHIN MICRO-GRIDS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/16/2015
|
Application #:
|
13950841
|
Filing Dt:
|
07/25/2013
|
Publication #:
|
|
Pub Dt:
|
11/21/2013
| | | | |
Title:
|
Self-Aligned III-V MOSFET Fabrication With In-Situ III-V Epitaxy And In-Situ Metal Epitaxy And Contact Formation
|
|
|
Patent #:
|
|
Issue Dt:
|
10/27/2015
|
Application #:
|
13950947
|
Filing Dt:
|
07/25/2013
|
Publication #:
|
|
Pub Dt:
|
01/29/2015
| | | | |
Title:
|
HIGH EFFICIENCY ON-CHIP 3D TRANSFORMER STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/03/2017
|
Application #:
|
13951528
|
Filing Dt:
|
07/26/2013
|
Publication #:
|
|
Pub Dt:
|
01/29/2015
| | | | |
Title:
|
MONITORING HIERARCHICAL CONTAINER-BASED SOFTWARE SYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/02/2014
|
Application #:
|
13951693
|
Filing Dt:
|
07/26/2013
|
Publication #:
|
|
Pub Dt:
|
01/30/2014
| | | | |
Title:
|
ASSISTING IN LOGIC CIRCUIT DESIGN TO PLACE CELLS ON AN IC SUBSTRATE AND OPTIMIZE WIRING
|
|